/art/libdexfile/dex/ |
D | code_item_accessors-inl.h | 222 inline bool CodeItemDebugInfoAccessor::GetLineNumForPc(const uint32_t address, in GetLineNumForPc() argument 227 if (entry.address_ > address) { in GetLineNumForPc() 232 return entry.address_ == address; in GetLineNumForPc()
|
D | dex_file.cc | 454 int32_t DexFile::FindTryItem(const TryItem* try_items, uint32_t tries_size, uint32_t address) { in FindTryItem() argument 464 if (address < start) { in FindTryItem() 466 } else if (address >= end) { in FindTryItem()
|
/art/test/082-inline-execute/src/ |
D | Main.java | 1470 long address = (long)address_of.invoke(runtime, b); 1471 Assert.assertEquals((byte)peek_byte.invoke(null, address), 0x12); 1472 Assert.assertEquals((byte)peek_byte.invoke(null, address + 1), 0x11); 1480 long address = (long)address_of.invoke(runtime, b); 1481 peek_short.invoke(null, address, false); 1482 Assert.assertEquals((short)peek_short.invoke(null, address, false), 0x1213); // Aligned read 1483 …Assert.assertEquals((short)peek_short.invoke(null, address + 1, false), 0x1112); // Unaligned read 1493 long address = (long)address_of.invoke(runtime, b); 1494 peek_int.invoke(null, address, false); 1495 Assert.assertEquals((int)peek_int.invoke(null, address, false), 0x12131415); [all …]
|
/art/dt_fd_forward/ |
D | README.md | 7 for Attach. This transport requires an address. The address is a single integer
|
/art/openjdkjvmti/ |
D | jvmti_allocator.h | 110 pointer address(reference x) const { return &x; } in address() function 111 const_pointer address(const_reference x) const { return &x; } in address() function
|
/art/runtime/gc/space/ |
D | large_object_space.cc | 343 AllocationInfo* FreeListSpace::GetAllocationInfoForAddress(uintptr_t address) { in GetAllocationInfoForAddress() argument 344 return &allocation_info_[GetSlotIndexForAddress(address)]; in GetAllocationInfoForAddress() 347 const AllocationInfo* FreeListSpace::GetAllocationInfoForAddress(uintptr_t address) const { in GetAllocationInfoForAddress() 348 return &allocation_info_[GetSlotIndexForAddress(address)]; in GetAllocationInfoForAddress() 568 uintptr_t address = GetAddressForAllocationInfo(cur_info); in Dump() local 570 os << "Free block at address: " << reinterpret_cast<const void*>(address) in Dump() 573 os << "Large object at address: " << reinterpret_cast<const void*>(address) in Dump()
|
/art/compiler/utils/ |
D | label.h | 49 uintptr_t address() const { in address() function
|
D | swap_space.h | 175 pointer address(reference x) const { return &x; } in address() function 176 const_pointer address(const_reference x) const { return &x; } in address() function
|
/art/compiler/optimizing/ |
D | code_generator_vector_x86_64.cc | 1269 Address address = VecAddress(locations, size, instruction->IsStringCharAt()); in VisitVecLoad() local 1293 is_aligned16 ? __ movdqa(reg, address) : __ movdqu(reg, address); in VisitVecLoad() 1305 is_aligned16 ? __ movdqa(reg, address) : __ movdqu(reg, address); in VisitVecLoad() 1309 is_aligned16 ? __ movaps(reg, address) : __ movups(reg, address); in VisitVecLoad() 1313 is_aligned16 ? __ movapd(reg, address) : __ movupd(reg, address); in VisitVecLoad() 1328 Address address = VecAddress(locations, size, /*is_string_char_at*/ false); in VisitVecStore() local 1341 is_aligned16 ? __ movdqa(address, reg) : __ movdqu(address, reg); in VisitVecStore() 1345 is_aligned16 ? __ movaps(address, reg) : __ movups(address, reg); in VisitVecStore() 1349 is_aligned16 ? __ movapd(address, reg) : __ movupd(address, reg); in VisitVecStore()
|
D | code_generator_vector_x86.cc | 1296 Address address = VecAddress(locations, size, instruction->IsStringCharAt()); in VisitVecLoad() local 1320 is_aligned16 ? __ movdqa(reg, address) : __ movdqu(reg, address); in VisitVecLoad() 1332 is_aligned16 ? __ movdqa(reg, address) : __ movdqu(reg, address); in VisitVecLoad() 1336 is_aligned16 ? __ movaps(reg, address) : __ movups(reg, address); in VisitVecLoad() 1340 is_aligned16 ? __ movapd(reg, address) : __ movupd(reg, address); in VisitVecLoad() 1355 Address address = VecAddress(locations, size, /*is_string_char_at*/ false); in VisitVecStore() local 1368 is_aligned16 ? __ movdqa(address, reg) : __ movdqu(address, reg); in VisitVecStore() 1372 is_aligned16 ? __ movaps(address, reg) : __ movups(address, reg); in VisitVecStore() 1376 is_aligned16 ? __ movapd(address, reg) : __ movupd(address, reg); in VisitVecStore()
|
D | code_generator_x86_64.cc | 1192 const uint8_t* address = heap->GetBootImageSpaces()[0]->Begin() + boot_image_reference; in LoadBootImageAddress() local 1193 __ movl(reg, Immediate(dchecked_integral_cast<uint32_t>(reinterpret_cast<uintptr_t>(address)))); in LoadBootImageAddress() 1422 uint64_t address = reinterpret_cast64<uint64_t>(info); in MaybeIncrementHotness() local 1424 __ movq(CpuRegister(TMP), Immediate(address)); in MaybeIncrementHotness() 2696 uint64_t address = reinterpret_cast64<uint64_t>(cache); in MaybeGenerateInlineCacheCheck() local 2698 __ movq(CpuRegister(TMP), Immediate(address)); in MaybeGenerateInlineCacheCheck() 5405 Address address = CodeGeneratorX86_64::ArrayAddress(array, index, TIMES_1, offset); in VisitArraySet() local 5407 __ movb(address, value.AsRegister<CpuRegister>()); in VisitArraySet() 5409 __ movb(address, Immediate(CodeGenerator::GetInt8ValueOf(value.GetConstant()))); in VisitArraySet() 5418 Address address = CodeGeneratorX86_64::ArrayAddress(array, index, TIMES_2, offset); in VisitArraySet() local [all …]
|
D | intrinsics_x86.cc | 1473 Register address = locations->InAt(0).AsRegisterPairLow<Register>(); in GenPeek() local 1479 __ movsxb(out_loc.AsRegister<Register>(), Address(address, 0)); in GenPeek() 1482 __ movsxw(out_loc.AsRegister<Register>(), Address(address, 0)); in GenPeek() 1485 __ movl(out_loc.AsRegister<Register>(), Address(address, 0)); in GenPeek() 1488 __ movl(out_loc.AsRegisterPairLow<Register>(), Address(address, 0)); in GenPeek() 1489 __ movl(out_loc.AsRegisterPairHigh<Register>(), Address(address, 4)); in GenPeek() 1544 Register address = locations->InAt(0).AsRegisterPairLow<Register>(); in GenPoke() local 1551 __ movb(Address(address, 0), in GenPoke() 1554 __ movb(Address(address, 0), value_loc.AsRegister<ByteRegister>()); in GenPoke() 1559 __ movw(Address(address, 0), in GenPoke() [all …]
|
D | intrinsics_x86_64.cc | 1636 CpuRegister address = locations->InAt(0).AsRegister<CpuRegister>(); in GenPeek() local 1642 __ movsxb(out, Address(address, 0)); in GenPeek() 1645 __ movsxw(out, Address(address, 0)); in GenPeek() 1648 __ movl(out, Address(address, 0)); in GenPeek() 1651 __ movq(out, Address(address, 0)); in GenPeek() 1699 CpuRegister address = locations->InAt(0).AsRegister<CpuRegister>(); in GenPoke() local 1706 __ movb(Address(address, 0), in GenPoke() 1709 __ movb(Address(address, 0), value.AsRegister<CpuRegister>()); in GenPoke() 1714 __ movw(Address(address, 0), in GenPoke() 1717 __ movw(Address(address, 0), value.AsRegister<CpuRegister>()); in GenPoke() [all …]
|
D | code_generator_x86.cc | 1103 uint32_t address = reinterpret_cast32<uint32_t>(info); in MaybeIncrementHotness() local 1112 __ movl(EAX, Immediate(address)); in MaybeIncrementHotness() 1132 __ movl(EAX, Immediate(address)); in MaybeIncrementHotness() 2419 uint32_t address = reinterpret_cast32<uint32_t>(cache); in MaybeGenerateInlineCacheCheck() local 2426 __ movl(temp, Immediate(address)); in MaybeGenerateInlineCacheCheck() 5247 const uint8_t* address = heap->GetBootImageSpaces()[0]->Begin() + boot_image_reference; in LoadBootImageAddress() local 5248 __ movl(reg, Immediate(dchecked_integral_cast<uint32_t>(reinterpret_cast<uintptr_t>(address)))); in LoadBootImageAddress() 6060 Address address = CodeGeneratorX86::ArrayAddress(array, index, TIMES_1, offset); in VisitArraySet() local 6062 __ movb(address, value.AsRegister<ByteRegister>()); in VisitArraySet() 6064 __ movb(address, Immediate(CodeGenerator::GetInt8ValueOf(value.GetConstant()))); in VisitArraySet() [all …]
|
D | code_generator_x86.h | 302 const Address& address, 666 X86PcRelativePatchInfo(HX86ComputeBaseMethodAddress* address, in X86PcRelativePatchInfo() 670 method_address(address) {} in X86PcRelativePatchInfo()
|
/art/compiler/debug/ |
D | elf_debug_line_writer.h | 230 [](uint32_t address, const DexFile::PositionInfo& entry) { in WriteCompilationUnit() 231 return address < entry.address_; in WriteCompilationUnit()
|
/art/libartbase/base/ |
D | mem_map.h | 342 static MemMap* GetLargestMemMapAt(void* address) 423 void ZeroAndReleasePages(void* address, size_t length);
|
D | arena_containers.h | 194 pointer address(reference x) const { return &x; } in address() function 195 const_pointer address(const_reference x) const { return &x; } in address() function
|
D | scoped_arena_containers.h | 180 pointer address(reference x) const { return &x; } in address() function 181 const_pointer address(const_reference x) const { return &x; } in address() function
|
D | mem_map.cc | 971 MemMap* MemMap::GetLargestMemMapAt(void* address) { in GetLargestMemMapAt() argument 975 for (auto it = gMaps->lower_bound(address), end = gMaps->end(); in GetLargestMemMapAt() 976 it != end && it->first == address; ++it) { in GetLargestMemMapAt() 1224 void ZeroAndReleasePages(void* address, size_t length) { in ZeroAndReleasePages() argument 1228 uint8_t* const mem_begin = reinterpret_cast<uint8_t*>(address); in ZeroAndReleasePages()
|
/art/runtime/arch/arm/ |
D | asm_support_arm.S | 60 add \rDest, pc @ Fixup GOT_PREL address. 61 ldr \rDest, [\rDest] @ Load address of Runtime::instance_.
|
/art/runtime/ |
D | handle_scope.h | 154 uintptr_t address = reinterpret_cast<uintptr_t>(this) + ReferencesOffset(kRuntimePointerSize); in GetReferences() local 155 return reinterpret_cast<StackReference<mirror::Object>*>(address); in GetReferences()
|
/art/tools/runtime_memusage/ |
D | symbol_trace_info.py | 278 for time, dex_offset, category, address in data_lists["plot_list"]: 287 str(address))
|
/art/runtime/entrypoints/quick/ |
D | quick_default_externs.h | 129 extern "C" void art_quick_throw_null_pointer_exception_from_signal(uintptr_t address);
|
/art/runtime/interpreter/mterp/arm/ |
D | object.S | 39 add r0, rSELF, #THREAD_INTERPRETER_CACHE_OFFSET @ cache address 41 add r0, r0, r1, lsl #3 @ entry address within the cache
|