Home
last modified time | relevance | path

Searched refs:tmp1 (Results 1 – 7 of 7) sorted by relevance

/art/runtime/arch/arm64/
Dmemcmp16_arm64.S41 #define tmp1 x8 macro
53 eor tmp1, src1, src2
54 tst tmp1, #7
56 ands tmp1, src1, #7
111 add limit, limit, tmp1 /* Adjust the limit for the extra. */
112 lsl tmp1, tmp1, #3 /* Bytes beyond alignment -> bits. */
114 neg tmp1, tmp1 /* Bits to alignment -64. */
118 lsr tmp2, tmp2, tmp1 /* Shift (tmp1 & 63). */
/art/test/527-checker-array-access-split/src/
DMain.java620 int tmp1 = a[index]; in checkObjectArrayGet() local
621 tmp1 += a[index + 1]; in checkObjectArrayGet()
623 tmp1 += a[index + 2]; in checkObjectArrayGet()
626 return tmp1; in checkObjectArrayGet()
/art/compiler/optimizing/
Dcode_generator_vector_arm64_sve.cc1173 VRegister tmp1 = VRegisterFrom(locations->GetTemp(0)); in VisitVecSADAccumulate() local
1175 __ Sxtl(tmp1.V8H(), left.V8B()); in VisitVecSADAccumulate()
1177 __ Sabal(acc.V4S(), tmp1.V4H(), tmp2.V4H()); in VisitVecSADAccumulate()
1178 __ Sabal2(acc.V4S(), tmp1.V8H(), tmp2.V8H()); in VisitVecSADAccumulate()
1179 __ Sxtl2(tmp1.V8H(), left.V16B()); in VisitVecSADAccumulate()
1181 __ Sabal(acc.V4S(), tmp1.V4H(), tmp2.V4H()); in VisitVecSADAccumulate()
1182 __ Sabal2(acc.V4S(), tmp1.V8H(), tmp2.V8H()); in VisitVecSADAccumulate()
1187 VRegister tmp1 = VRegisterFrom(locations->GetTemp(0)); in VisitVecSADAccumulate() local
1191 __ Sxtl(tmp1.V8H(), left.V8B()); in VisitVecSADAccumulate()
1193 __ Sxtl(tmp3.V4S(), tmp1.V4H()); in VisitVecSADAccumulate()
[all …]
Dcode_generator_vector_arm64_neon.cc1173 VRegister tmp1 = VRegisterFrom(locations->GetTemp(0)); in VisitVecSADAccumulate() local
1175 __ Sxtl(tmp1.V8H(), left.V8B()); in VisitVecSADAccumulate()
1177 __ Sabal(acc.V4S(), tmp1.V4H(), tmp2.V4H()); in VisitVecSADAccumulate()
1178 __ Sabal2(acc.V4S(), tmp1.V8H(), tmp2.V8H()); in VisitVecSADAccumulate()
1179 __ Sxtl2(tmp1.V8H(), left.V16B()); in VisitVecSADAccumulate()
1181 __ Sabal(acc.V4S(), tmp1.V4H(), tmp2.V4H()); in VisitVecSADAccumulate()
1182 __ Sabal2(acc.V4S(), tmp1.V8H(), tmp2.V8H()); in VisitVecSADAccumulate()
1187 VRegister tmp1 = VRegisterFrom(locations->GetTemp(0)); in VisitVecSADAccumulate() local
1191 __ Sxtl(tmp1.V8H(), left.V8B()); in VisitVecSADAccumulate()
1193 __ Sxtl(tmp3.V4S(), tmp1.V4H()); in VisitVecSADAccumulate()
[all …]
Dintrinsics_arm64.cc1890 Register tmp1 = XRegisterFrom(locations->GetTemp(2)); in VisitStringGetCharsNoCheck() local
1924 __ Subs(tmp1, num_chr, 8); in VisitStringGetCharsNoCheck()
1928 __ Mov(num_chr, tmp1); in VisitStringGetCharsNoCheck()
1933 __ Ldp(tmp1, tmp2, MemOperand(src_ptr, char_size * 8, PostIndex)); in VisitStringGetCharsNoCheck()
1935 __ Stp(tmp1, tmp2, MemOperand(dst_ptr, char_size * 8, PostIndex)); in VisitStringGetCharsNoCheck()
1944 __ Ldrh(tmp1, MemOperand(src_ptr, char_size, PostIndex)); in VisitStringGetCharsNoCheck()
1946 __ Strh(tmp1, MemOperand(dst_ptr, char_size, PostIndex)); in VisitStringGetCharsNoCheck()
1959 __ Subs(tmp1, num_chr, 8); in VisitStringGetCharsNoCheck()
1963 __ Mov(num_chr, tmp1); in VisitStringGetCharsNoCheck()
1980 __ Ldrb(tmp1, MemOperand(src_ptr, c_char_size, PostIndex)); in VisitStringGetCharsNoCheck()
[all …]
/art/runtime/interpreter/mterp/arm/
Dmain.S287 .macro CLEAR_SHADOW_PAIR vreg, tmp1, tmp2
288 mov \tmp1, #0
290 SET_VREG_SHADOW \tmp1, \vreg
291 SET_VREG_SHADOW \tmp1, \tmp2
/art/test/160-read-barrier-stress/src/
DMain.java128 Object tmp1 = la[i0]; in testArrayReadsWithNonConstIndex() local
135 assertSameObject(f0000, tmp1); in testArrayReadsWithNonConstIndex()