Home
last modified time | relevance | path

Searched refs:x86_64 (Results 1 – 25 of 56) sorted by relevance

123

/art/compiler/utils/x86_64/
Dassembler_x86_64_test.cc113 x86_64::Immediate imm(value); in TEST()
118 x86_64::Immediate imm2(value); in TEST()
125 bool operator()(const x86_64::CpuRegister& a, const x86_64::CpuRegister& b) const { in operator ()()
134 class AssemblerX86_64Test : public AssemblerTest<x86_64::X86_64Assembler,
135 x86_64::Address,
136 x86_64::CpuRegister,
137 x86_64::XmmRegister,
138 x86_64::Immediate> {
140 using Base = AssemblerTest<x86_64::X86_64Assembler,
141 x86_64::Address,
[all …]
Dmanaged_register_x86_64.h24 namespace x86_64 {
203 constexpr inline x86_64::X86_64ManagedRegister ManagedRegister::AsX86_64() const { in AsX86_64()
204 x86_64::X86_64ManagedRegister reg(id_); in AsX86_64()
/art/runtime/arch/x86_64/
Dcallee_save_frame_x86_64.h29 namespace x86_64 {
32 (1 << art::x86_64::kNumberOfCpuRegisters); // Fake return address callee save.
34 (1 << art::x86_64::RBX) | (1 << art::x86_64::RBP) | (1 << art::x86_64::R12) |
35 (1 << art::x86_64::R13) | (1 << art::x86_64::R14) | (1 << art::x86_64::R15);
37 (1 << art::x86_64::RSI) | (1 << art::x86_64::RDX) | (1 << art::x86_64::RCX) |
38 (1 << art::x86_64::R8) | (1 << art::x86_64::R9);
40 (1 << art::x86_64::RAX) | (1 << art::x86_64::RCX) | (1 << art::x86_64::RDX) |
41 (1 << art::x86_64::RSI) | (1 << art::x86_64::RDI) | (1 << art::x86_64::R8) |
42 (1 << art::x86_64::R9) | (1 << art::x86_64::R10) | (1 << art::x86_64::R11);
45 (1 << art::x86_64::XMM0) | (1 << art::x86_64::XMM1) | (1 << art::x86_64::XMM2) |
[all …]
Dregisters_x86_64.cc22 namespace x86_64 { namespace
Dregisters_x86_64.h25 namespace x86_64 {
/art/runtime/arch/x86/
Dinstruction_set_features_x86.cc73 X86FeaturesUniquePtr X86InstructionSetFeatures::Create(bool x86_64, in Create() argument
80 if (x86_64) { in Create()
99 bool x86_64) { in FromVariant() argument
101 kRuntimeISA == (x86_64 ? InstructionSet::kX86_64 : InstructionSet::kX86); in FromVariant()
103 return FromCppDefines(x86_64); in FromVariant()
131 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromVariant()
134 X86FeaturesUniquePtr X86InstructionSetFeatures::FromBitmap(uint32_t bitmap, bool x86_64) { in FromBitmap() argument
141 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromBitmap()
144 X86FeaturesUniquePtr X86InstructionSetFeatures::FromCppDefines(bool x86_64) { in FromCppDefines() argument
181 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromCppDefines()
[all …]
Dinstruction_set_features_x86.h53 bool x86_64 = false);
56 static X86FeaturesUniquePtr FromBitmap(uint32_t bitmap, bool x86_64 = false);
59 static X86FeaturesUniquePtr FromCppDefines(bool x86_64 = false);
62 static X86FeaturesUniquePtr FromCpuInfo(bool x86_64 = false);
66 static X86FeaturesUniquePtr FromHwcap(bool x86_64 = false);
70 static X86FeaturesUniquePtr FromAssembly(bool x86_64 = false);
104 bool x86_64,
122 static X86FeaturesUniquePtr Create(bool x86_64,
/art/tools/luci/config/
Dluci-scheduler.cfg45 triggers: "host-x86_64-cdex-fast"
46 triggers: "host-x86_64-cms"
47 triggers: "host-x86_64-debug"
48 triggers: "host-x86_64-non-gen-cc"
49 triggers: "host-x86_64-ndebug"
50 triggers: "host-x86_64-poison-debug"
82 triggers: "host-x86_64-cdex-fast"
83 triggers: "host-x86_64-cms"
84 triggers: "host-x86_64-debug"
85 triggers: "host-x86_64-non-gen-cc"
[all …]
Dluci-notify.cfg91 name: "host-x86_64-cdex-fast"
95 name: "host-x86_64-cms"
99 name: "host-x86_64-debug"
103 name: "host-x86_64-non-gen-cc"
107 name: "host-x86_64-ndebug"
111 name: "host-x86_64-poison-debug"
Dcr-buildbucket.cfg107 name: "host-x86_64-cdex-fast"
110 name: "host-x86_64-cms"
113 name: "host-x86_64-debug"
116 name: "host-x86_64-non-gen-cc"
119 name: "host-x86_64-ndebug"
122 name: "host-x86_64-poison-debug"
Dluci-milo.cfg102 name: "buildbucket/luci.art.ci/host-x86_64-cdex-fast"
107 name: "buildbucket/luci.art.ci/host-x86_64-cms"
112 name: "buildbucket/luci.art.ci/host-x86_64-debug"
117 name: "buildbucket/luci.art.ci/host-x86_64-non-gen-cc"
122 name: "buildbucket/luci.art.ci/host-x86_64-ndebug"
127 name: "buildbucket/luci.art.ci/host-x86_64-poison-debug"
/art/build/
DAndroid.common.mk20 ART_TARGET_SUPPORTED_ARCH := arm arm64 x86 x86_64
21 ART_HOST_SUPPORTED_ARCH := x86 x86_64
26 ART_HOST_SUPPORTED_ARCH := x86 x86_64
90 ART_HOST_ARCH := x86_64
/art/compiler/utils/
Dlabel.h36 namespace x86_64 {
112 friend class x86_64::X86_64Assembler;
113 friend class x86_64::NearLabel;
Dmanaged_register.h38 namespace x86_64 {
54 constexpr x86_64::X86_64ManagedRegister AsX86_64() const;
/art/test/609-checker-x86-bounds-check/
Dinfo.txt1 Checker test that we combine ArrayLength and BoundsCheck on x86/x86_64.
/art/compiler/trampolines/
Dtrampoline_compiler.cc152 namespace x86_64 { namespace
155 x86_64::X86_64Assembler assembler(allocator); in CreateTrampoline()
158 __ gs()->jmp(x86_64::Address::Absolute(offset, true)); in CreateTrampoline()
184 return x86_64::CreateTrampoline(&allocator, offset); in CreateTrampoline64()
/art/test/593-checker-long-2-float-regression/
Dinfo.txt1 Regression test for x86_64's code generator, which had a bug in
/art/runtime/arch/
Dcontext-inl.h36 #define RUNTIME_CONTEXT_TYPE x86_64::X86_64Context
Darch_test.cc109 namespace x86_64 { namespace
145 TEST_ARCH(X86_64, x86_64)
/art/compiler/optimizing/
Dinstruction_simplifier_x86_64.h26 namespace x86_64 {
Dintrinsics_x86_64.h28 namespace x86_64 {
Dinstruction_simplifier_x86_64.cc22 namespace x86_64 { namespace
/art/compiler/
DAndroid.bp146 x86_64: {
148 "jni/quick/x86_64/calling_convention_x86_64.cc",
153 "utils/x86_64/assembler_x86_64.cc",
154 "utils/x86_64/jni_macro_assembler_x86_64.cc",
155 "utils/x86_64/managed_register_x86_64.cc",
442 x86_64: {
445 // "utils/x86_64/managed_register_x86_64_test.cc",
491 x86_64: {
493 "utils/x86_64/assembler_x86_64_test.cc",
/art/runtime/
DAndroid.bp18 // we use gold as the linker (arm, x86, x86_64). The symbol is used by the debuggers to detect when
52 x86_64: {
266 "arch/x86_64/registers_x86_64.cc",
339 x86_64: {
342 // shared between the x86 and x86_64 architectures.
345 ":libart_mterp.x86_64",
347 "arch/x86_64/context_x86_64.cc",
348 "arch/x86_64/entrypoints_init_x86_64.cc",
349 "arch/x86_64/jni_entrypoints_x86_64.S",
350 "arch/x86_64/memcmp16_x86_64.S",
[all …]
/art/test/573-checker-checkcast-regression/
Dinfo.txt3 art::x86_64::NearLabel, the range of which was sometimes too short

123