8D(A *Qualcomm Technologies, Inc. SDM845 v2 SoC !qcom,sdm845,A8Icpuscpu@0Wcpu !arm,armv8cgpsciul2-cache!arm,arch-cachel3-cache!arm,arch-cache l1-icache!arm,arch-cache l1-dcache!arm,arch-cachel1-tlb`cpu@100Wcpu !arm,armv8cgpsciul2-cache!arm,arch-cachel1-icache!arm,arch-cache l1-dcache!arm,arch-cachel1-tlb`cpu@200Wcpu !arm,armv8cgpsciul2-cache!arm,arch-cachel1-icache!arm,arch-cache l1-dcache!arm,arch-cachel1-tlb`cpu@300Wcpu !arm,armv8cgpsciu l2-cache!arm,arch-cache  l1-icache!arm,arch-cache l1-dcache!arm,arch-cachel1-tlb`cpu@400Wcpu !arm,armv8cgpsciu   l2-cache!arm,arch-cache  l1-icache!arm,arch-cache@l1-dcache!arm,arch-cache@l1-tlbhcpu@500Wcpu !arm,armv8cgpsciu  l2-cache!arm,arch-cachel1-icache!arm,arch-cache@l1-dcache!arm,arch-cache@l1-tlbhcpu@600Wcpu !arm,armv8cgpsciu  l2-cache!arm,arch-cachel1-icache!arm,arch-cache@l1-dcache!arm,arch-cache@l1-tlbhcpu@700Wcpu !arm,armv8cgpsciu  l2-cache!arm,arch-cachel1-icache!arm,arch-cache@l1-dcache!arm,arch-cache@l1-tlbhcpu-mapcluster0core0core1core2core3cluster1core0core1core2core3soc  !simple-busqcom,gdsc@0x16b004 !qcom,gdsc pcie_0_gdscc 4okggqcom,gdsc@0x18d004 !qcom,gdsc pcie_1_gdscc 4okllqcom,gdsc@0x175004 !qcom,gdscufs_card_gdsccP 4okqcom,gdsc@0x177004 !qcom,gdsc ufs_phy_gdsccp 4okqcom,gdsc@0x10f004 !qcom,gdscusb30_prim_gdscc 4okqcom,gdsc@0x110004 !qcom,gdscusb30_sec_gdscc 4okqcom,gdsc@0x17d030 !qcom,gdsc(hlos1_vote_aggre_noc_mmu_audio_tbu_gdscc0;[4okqcom,gdsc@0x17d03c !qcom,gdsc'hlos1_vote_aggre_noc_mmu_pcie_tbu_gdscc<;[4okqcom,gdsc@0x17d034 !qcom,gdsc#hlos1_vote_aggre_noc_mmu_tbu1_gdscc4;[4okqcom,gdsc@0x17d038 !qcom,gdsc#hlos1_vote_aggre_noc_mmu_tbu2_gdscc8;[4okqcom,gdsc@0x17d040 !qcom,gdsc"hlos1_vote_mmnoc_mmu_tbu_hf0_gdscc@;[4okqcom,gdsc@0x17d048 !qcom,gdsc"hlos1_vote_mmnoc_mmu_tbu_hf1_gdsccH;[4okqcom,gdsc@0x17d044 !qcom,gdsc!hlos1_vote_mmnoc_mmu_tbu_sf_gdsccD;[4okqcom,gdsc@0xad06004 !qcom,gdsc bps_gdscc ` 4oklqcom,gdsc@0xad09004 !qcom,gdsc ife_0_gdscc А 4okqcom,gdsc@0xad0a004 !qcom,gdsc ife_1_gdscc Р 4okqcom,gdsc@0xad07004 !qcom,gdsc ipe_0_gdscc p 4oklqcom,gdsc@0xad08004 !qcom,gdsc ipe_1_gdscc Ѐ 4oklqcom,gdsc@0xad0b134 !qcom,gdsctitan_top_gdscc б4 4okqcom,gdsc@0xaf03000 !qcom,gdscmdss_core_gdscc 0 l4oksyscon@0x5091540!sysconc @qcom,gdsc@0x509106c !qcom,gdsc gpu_cx_gdscc l;[4okqcom,gdsc@0x509100c !qcom,gdsc gpu_gx_gdscc   4okcore_root_clk  qcom,gdsc@0xab00874 !qcom,gdsc vcodec0_gdscc t 4oklbbqcom,gdsc@0xab008b4 !qcom,gdsc vcodec1_gdscc  4oklccqcom,gdsc@0xab00814 !qcom,gdsc venus_gdscc  4okqcom,mdss_dsi_pll@ae94a00!qcom,mdss_dsi_pll_10nm5MDSS DSI 0 PLL;Fc J D 0Spll_basephy_basegdsc_base  iface_clk]h |down-spreadqcom,platform-supply-entriesqcom,platform-supply-entry@0cgdscqcom,mdss_dsi_pll@ae96a00!qcom,mdss_dsi_pll_10nm5MDSS DSI 1 PLL;Fc j d 0Spll_basephy_basegdsc_base  iface_clk]h |down-spreadqcom,platform-supply-entriesqcom,platform-supply-entry@0cgdscqcom,mdss_dp_pll@c011000!qcom,mdss_dp_pll_10nm 5MDSS DP PLL;F(c 04Spll_basephy_baseln_tx0_baseln_tx1_basegdsc_base( !"""3iface_clkref_clk_srcref_clkcfg_ahb_clkpipe_clk]00qcom,platform-supply-entriesqcom,platform-supply-entry@0cgdscqcom,smp2pgpio-rdbg-2-in!qcom,smp2pgpiordbg 0@P\q##qcom,smp2pgpio_client_rdbg_2_in !qcom,smp2pgpio_client_rdbg_2_in #qcom,smp2pgpio-rdbg-2-out!qcom,smp2pgpiordbg @P\q$$qcom,smp2pgpio_client_rdbg_2_out!!qcom,smp2pgpio_client_rdbg_2_out $qcom,smp2pgpio-rdbg-1-in!qcom,smp2pgpiordbg 0@P\q%%qcom,smp2pgpio_client_rdbg_1_in !qcom,smp2pgpio_client_rdbg_1_in %qcom,smp2pgpio-rdbg-1-out!qcom,smp2pgpiordbg @P\q&&qcom,smp2pgpio_client_rdbg_1_out!!qcom,smp2pgpio_client_rdbg_1_out &qcom,smp2pgpio-rdbg-5-in!qcom,smp2pgpiordbg 0@P\q''qcom,smp2pgpio_client_rdbg_5_in !qcom,smp2pgpio_client_rdbg_5_in 'qcom,smp2pgpio-rdbg-5-out!qcom,smp2pgpiordbg @P\q((qcom,smp2pgpio_client_rdbg_5_out!!qcom,smp2pgpio_client_rdbg_5_out (qcom,mdss_mdp@ae00000 !qcom,sde-kmsc @  Smdp_physvbif_physregdma_phys0""   $7gcc_ifacegcc_busiface_clkbus_clkcore_clkvsync_clk]$G$8 S\q)) \ "$&( primaryprimarynonenonenone#P`p6 $Jprimaryprimarynonenonenonenonef| Pp  &`6GZi~dpdsidsidp (0  $.@@0000Tl  vigvigvigvigdmadmadmadma PpPp       smart_dma_v2",; 8Ph@Wn csc-10bitqseedv3    $>T t "  L| e| I> 5 5    p ) ;@ N _ w       % ;W3W3W"3W"3W ""3W ""3W """3W """3W """"3W""""3W""""3WH S DUfw 3DUfw 3DUfw "3DUfw"3DUfw"3DUfw n u0   , *  ssppwb -  J _ x,,qcom,sde-sspp-vig-blocks   qcom,sde-dspp-blocks      +  > R d u ,qcom,platform-supply-entriesqcom,platform-supply-entry@0csde-vddqcom,smmu_sde_sec_cb!qcom,smmu_sde_sec)) qcom,sde-data-bus mdss_sde  ` aaaaqcom,sde-reg-bus mdss_reg   @ NN,NINqcom,sde_rscc@af20000; !qcom,sde-rscc D ? Sdrvwrapper # "vsync_clkiface_clk] %+ ,disp_rscqcom,sde-data-bus disp_rsc_mnoc   ` N#P#N$P#N#P#aN$P#aN#P#aN$P#aqcom,sde-llcc-bus disp_rsc_llcc   0 N!P!N!P!aN!P!aqcom,sde-ebi-bus disp_rsc_ebi   0 N P N P aN P aqcom,mdss_rotator@ae00000!qcom,sde_rotatorc 0Smdp_physrot_vbif_phys7CV mdss_rotator  0 aaqrot-vdd("" ,gcc_ifacegcc_busiface_clkrot_clkaxi_clk8,,  #:DUfw"3DUfw"3WUw  rotator-**qcom,rot-reg-bus mdss_rot_reg    NN,qcom,smmu_rot_unsec_cb!qcom,smmu_sde_rot_unsec )qcom,smmu_rot_sec_cb!qcom,smmu_sde_rot_sec )qcom,mdss_dsi_ctrl0@ae94000!qcom,dsi-ctrl-hw-v2.2 5dsi-ctrl-0;c @ Sdsi_ctrldisp_cc_base8,.0      Dbyte_clkbyte_clk_rcgbyte_intf_clkpixel_clkpixel_clk_rcgesc_clkqcom,ctrl-supply-entriesqcom,ctrl-supply-entry@0c vdda-1p2OOU(qcom,core-supply-entriesqcom,core-supply-entry@0crefgenqcom,mdss_dsi_ctrl1@ae96000!qcom,dsi-ctrl-hw-v2.2 5dsi-ctrl-1;c ` Sdsi_ctrldisp_cc_base8,.0      Dbyte_clkbyte_clk_rcgbyte_intf_clkpixel_clkpixel_clk_rcgesc_clkqcom,ctrl-supply-entriesqcom,ctrl-supply-entry@0c vdda-1p2OOU(qcom,core-supply-entriesqcom,core-supply-entry@0crefgenqcom,mdss_dsi_phy0@ae94400!qcom,dsi-phy-v3.0 5dsi-phy-0;c DSdsi_phy4/ DUUUUU`zqcom,phy-supply-entriesqcom,phy-supply-entry@0c vdda-0p9 m m qcom,mdss_dsi_phy0@ae96400!qcom,dsi-phy-v3.0 5dsi-phy-1;c dSdsi_phy4/ DUUUUUz`qcom,phy-supply-entriesqcom,phy-supply-entry@0c vdda-0p9 m m qcom,dp_display@0;!qcom,dp-display.4/`c    xb0 4sSdp_ahbdp_auxdp_linkdp_p0dp_phydp_ln_tx0dp_ln_tx1dp_mmss_ccqfprom_physicaldp_pllusb3_dp_comhdcp_physical8, X !"""   0core_aux_clkcore_usb_ref_clk_srccore_usb_ref_clkcore_usb_cfg_ahb_clkcore_usb_pipe_clkctrl_link_clkctrl_link_iface_clkctrl_pixel_clkcrypto_clkpixel_clk_rcgpixel_parent $#($,0 4&%8 <<S@jD Lqcom,ctrl-supply-entriesqcom,ctrl-supply-entry@0c vdda-1p2OOU(qcom,phy-supply-entriesqcom,phy-supply-entry@0c vdda-0p9 m m qcom,core-supply-entriesqcom,core-supply-entry@0crefgenqcom,qupv3_0_geni_se@8c0000!qcom,qupv3-geni-sec`V55qcom,iommu_qupv3_0_geni_se_cb!qcom,qupv3-geni-se-cb )qcom,qup_uart@0x898000!qcom,msm-geni-serial-hsc@Sse_physse-clkm-ahbs-ahb"R"f"gdefaultsleep 123 123_40 4disabled5qcom,qup_uart@0x89c000!qcom,msm-geni-serial-hsc@Sse_physse-clkm-ahbs-ahb"T"f"gdefaultsleep67`4` 4disabled5i2c@880000!qcom,i2c-genic@ Yse-clkm-ahbs-ahb"F"f"g0+8@8@0txrxdefaultsleep9:5 4disabledi2c@884000!qcom,i2c-genic@@ Zse-clkm-ahbs-ahb"H"f"g0+8@8@0txrxdefaultsleep;<5 4disabledi2c@888000!qcom,i2c-genic@ [se-clkm-ahbs-ahb"J"f"g0+8@8@0txrxdefaultsleep=>5 4disabledi2c@88c000!qcom,i2c-genic@ \se-clkm-ahbs-ahb"L"f"g0+8@8@0txrxdefaultsleep?@5 4disabledi2c@890000!qcom,i2c-genic@ ]se-clkm-ahbs-ahb"N"f"g0+8@8@0txrxdefaultsleepAB5 4disabledi2c@894000!qcom,i2c-genic@@ ^se-clkm-ahbs-ahb"P"f"g0+8@8@0txrxdefaultsleepCD5 4disabledi2c@898000!qcom,i2c-genic@ _se-clkm-ahbs-ahb"R"f"g0+8@8@0txrxdefaultsleepEF5 4disabledi2c@89c000!qcom,i2c-genic@ `se-clkm-ahbs-ahb"T"f"g0+8@8@0txrxdefaultsleepGH5 4disabledspi@880000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"F"f"gdefaultsleepIJ Y:50+8@8@0txrx 4disabledspi@884000!qcom,spi-genic@@Sse_physse-clkm-ahbs-ahb"H"f"gdefaultsleepKL Z:50+8@8@0txrx 4disabledspi@888000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"J"f"gdefaultsleepMN [:50+8@8@0txrx 4disabledspi@88c000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"L"f"gdefaultsleepOP \:50+8@8@0txrx 4disabledspi@890000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"N"f"gdefaultsleepQR ]:50+8@8@0txrx 4disabledspi@894000!qcom,spi-genic@@Sse_physse-clkm-ahbs-ahb"P"f"gdefaultsleepST ^:50+8@8@0txrx 4disabledspi@898000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"R"f"gdefaultsleepUV _:50+8@8@0txrx 4disabledspi@89c000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"T"f"gdefaultsleepWX `:50+8@8@0txrx 4disabledqcom,qupv3_1_geni_se@ac0000!qcom,qupv3-geni-sec`T]]qcom,iommu_qupv3_1_geni_se_cb!qcom,qupv3-geni-se-cb )qcom,qup_uart@88c000)!qcom,msm-geni-consoleqcom,msm-geni-uartc@Sse_physse-clkm-ahbs-ahb"L"f"gdefaultsleepYZ \5 4disabledqcom,qup_uart@0xa84000!qcom,msm-geni-consolec@@Sse_physse-clkm-ahbs-ahb"X"h"idefaultsleep[\ b] 4disabledqcom,qup_uart@0xa88000!qcom,msm-geni-consolec@Sse_physse-clkm-ahbs-ahb"Z"h"idefaultsleep^_ c] 4disabledi2c@a80000!qcom,i2c-genic@ ase-clkm-ahbs-ahb"V"h"i0+`@`@0txrxdefaultsleepab] 4disabledi2c@a84000!qcom,i2c-genic@@ bse-clkm-ahbs-ahb"X"h"i0+`@`@0txrxdefaultsleepcd] 4disabledi2c@a88000!qcom,i2c-genic@ cse-clkm-ahbs-ahb"Z"h"i0+`@`@0txrxdefaultsleepef] 4disabledi2c@a8c000!qcom,i2c-genic@ dse-clkm-ahbs-ahb"\"h"i0+`@`@0txrxdefaultsleepgh] 4disabledi2c@a90000!qcom,i2c-genic@ ese-clkm-ahbs-ahb"^"h"i0+`@`@0txrxdefaultsleepij] 4disabledi2c@a94000!qcom,i2c-genic@@ fse-clkm-ahbs-ahb"`"h"i0+`@`@0txrxdefaultsleepkl] 4disabledi2c@a98000!qcom,i2c-genic@ gse-clkm-ahbs-ahb"b"h"i0+`@`@0txrxdefaultsleepmn] 4disabledi2c@a9c000!qcom,i2c-genic@ hse-clkm-ahbs-ahb"d"h"i0+`@`@0txrxdefaultsleepop] 4disabledspi@a80000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"V"h"idefaultsleepqq a:]0+`@`@0txrx 4disabledspi@a84000!qcom,spi-genic@@Sse_physse-clkm-ahbs-ahb"X"h"idefaultsleeprs b:]0+`@`@0txrx 4disabledspi@a88000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"Z"h"idefaultsleeptu c:]0+`@`@0txrx 4disabledspi@a8c000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"\"h"idefaultsleepvw d:]0+`@`@0txrx 4disabledspi@a90000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"^"h"idefaultsleepxy e:]0+`@`@0txrx 4disabledspi@a94000!qcom,spi-genic@@Sse_physse-clkm-ahbs-ahb"`"h"idefaultsleepz{ f:]0+`@`@0txrx 4disabledspi@a98000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"b"h"idefaultsleep|} g:]0+`@`@0txrx 4disabledspi@a9c000!qcom,spi-genic@Sse_physse-clkm-ahbs-ahb"d"h"idefaultsleep~ h:]0+`@`@0txrx 4disabledjtagmm@7040000!qcom,jtagv8-mmc Setm-base core_clkLjtagmm@7140000!qcom,jtagv8-mmc Setm-base core_clkLjtagmm@7240000!qcom,jtagv8-mmc$ Setm-base core_clkLjtagmm@7340000!qcom,jtagv8-mmc4 Setm-base core_clkLjtagmm@7440000!qcom,jtagv8-mmcD Setm-base core_clkLjtagmm@7540000!qcom,jtagv8-mmcT Setm-base core_clkLjtagmm@7640000!qcom,jtagv8-mmcd Setm-base core_clkLjtagmm@7740000!qcom,jtagv8-mmct Setm-base core_clkLinterrupt-controller@17a00000 !arm,gic-v3q\f}c  8&timer!arm,armv8-timer0$timer@0x17C90000 !arm,armv7-timer-memc$frame@0x17CA0000cframe@17cc0000 c 4disabledframe@17cd0000  c 4disabledframe@17ce0000  c 4disabledframe@17cf0000  c 4disabledframe@17d00000  c 4disabledframe@17d10000  c 4disabledrestart@10ac000 !qcom,psholdc &@0"Spshold-basetcsr-boot-misc-detectaop-msg-client!qcom,debugfs-qmp-client%,aopqcom,spmi@c440000!qcom,spmi-pmic-arb(c D ``p @`Scorechnlsobsrvrintrcnfg periph_irq \q;qcom,pm8998@0!qcom,spmi-pmiccqcom,revid@100!qcom,qpnp-revidcqcom,power-on@800!qcom,qpnp-power-onc@*kpdpwrresinresin-barkkpdpwr-resin-bark =  8Jqcom,pon_1gutqcom,pon_2gurqcom,pon_3gu@qcom,temp-alarm@2400!qcom,qpnp-temp-alarmc$$ 5pm8998_tzpinctrl@c000!qcom,spmi-gpioc0pm8998_gpio1pm8998_gpio2pm8998_gpio4pm8998_gpio5pm8998_gpio6pm8998_gpio7pm8998_gpio8pm8998_gpio9pm8998_gpio10pm8998_gpio11pm8998_gpio12pm8998_gpio13pm8998_gpio14pm8998_gpio16pm8998_gpio17pm8998_gpio18pm8998_gpio19pm8998_gpio21pm8998_gpio23@Pkey_homekey_home_default)gpio5.normal7DQkey_vol_upkey_vol_up_default)gpio6.normal7DQkey_cam_snapshotkey_cam_snapshot_default)gpio7.normal7DQkey_cam_focuskey_cam_focus_default)gpio8.normal7DQcamera_dvdd_encamera_dvdd_en_default)gpio9.normalQ^camera_rear_dvdd_encamera_rear_dvdd_en_default)gpio12.normalQ^nfc_clknfc_clk_default)gpio21.normal7Qqcom,coincell@2800!qcom,qpnp-coincellc(qcom,pm8998_rtc!qcom,qpnp-rtci}qcom,pm8998_rtc_rw@6000c`qcom,pm8998_rtc_alarm@6100caavadc@3100!qcom,qpnp-vadc-hcc11eoc-int-en-setSchan@6 5die_tempc absolute-chan@05ref_gndc absolute-chan@1 5ref_1250vc absolute-vadc@3400!qcom,qpnp-adc-tm-hcc44eoc-int-en-setS:qcom,clkdiv@5b00!qcom,qpnp-clkdivc[FK$Yh$qcom,clkdiv@5c00!qcom,qpnp-clkdivc\FK$Yh$qcom,clkdiv@5d00!qcom,qpnp-clkdivc]FK$Yh$qcom,pm8998@1!qcom,spmi-pmiccqcom,pm8005@4!qcom,spmi-pmiccqcom,revid@100!qcom,qpnp-revidcqcom,temp-alarm@2400!qcom,qpnp-temp-alarmc$$ 5pm8005_tzpinctrl@c000!qcom,spmi-gpioc pm8005_gpio1pm8005_gpio2@Pqcom,pm8005@5!qcom,spmi-pmiccregulator@1400!qcom,qpnp-regulatorc pm8005_s1 4disabledregulator@1700!qcom,qpnp-regulatorc pm8005_s2 4disabledregulator@1a00!qcom,qpnp-regulatorc pm8005_s3 4disabledregulator@1d00!qcom,qpnp-regulatorc pm8005_s4 4disabledqcom,spmi-debug@6b22000!qcom,spmi-pmic-arb-debugc `x  Scorefuse core_clk~ qcom,pm8998-debug@0!qcom,spmi-pmiccqcom,pm8998-debug@1!qcom,spmi-pmiccqcom,pmi8998-debug@2!qcom,spmi-pmiccqcom,pmi8998-debug@3!qcom,spmi-pmiccqcom,pm8005-debug@4!qcom,spmi-pmiccqcom,pm8005-debug@5!qcom,spmi-pmiccqcom,cpubw !qcom,devbw performanced#0 7qcom,cpu-bwmon!qcom,bimc-bwmon4cCdCcSbaseglobal_base E$qcom,llccbw !qcom,devbw performance(x& % q'O+qcom,llcc-bwmon!qcom,bimc-bwmon5cSbase D$@+qcom,memlat-cpu0 !qcom,devbw powersave(x& % q'O+qcom,memlat-cpu4 !qcom,devbw powersave4ok(x& % q'O+qcom,snoc_cnoc_keepalive !qcom,devbw powersaves4okqcom,cpu0-memlat-mon!qcom,arm-memlat-mon?L*(^ mI& qQ'qcom,cpu4-memlat-mon!qcom,arm-memlat-mon?L*@^ N& q*'O^+qcom,l3-cpu0!devfreq-simple-dev devfreq_clk performanceqcom,l3-cpu4!devfreq-simple-dev devfreq_clk performanceqcom,cpu0-l3lat-mon!qcom,arm-memlat-mon?L`^X 8 m"U &,I2Z8x7=PC(%HMSqcom,cpu4-l3lat-mon!qcom,arm-memlat-mon?L@^ "UI,8xHxM$S)^h  qcom,l3-cdsp!devfreq-simple-dev devfreq_clk  powersavecpu-pmu!arm,armv8-pmuv3r   qcom,mincpubw !qcom,devbw powersave(x& % q'O+devfreq-cpufreq  mincpubw-cpufreq$')qcom,devfreq-compute!qcom,arm-cpu-mon?^(n')  qcom,rpmhclk!qcom,rpmh-clk-sdm845F%,apps!!qcom,gcc@100000!qcom,gcc-sdm845-v2sysconcScc_baseF""qcom,videocc@ab00000!qcom,video_cc-sdm845-v2sysconc Scc_baseFqcom,camcc@ad00000!qcom,cam_cc-sdm845-v2sysconc Scc_base 9e&S{F qcom,dispcc@af00000!qcom,dispcc-sdm845-v2sysconc Scc_baseF  qcom,gpucc@5090000!qcom,gpucc-sdm845-v2sysconc Scc_base7Fqcom,gfxcc@5090000!qcom,gfxcc-sdm845-v2c Scc_baseZiFsyscon@17970018!sysconcqcom,cpucc@0x17d41000!qcom,clk-cpu-osm-v2c0X+Sosm_l3_baseosm_pwrcl_baseosm_perfcl_base Xd@IJxo_ao!Fqcom,limits-dcvs@0!qcom,msm-hw-limits  qcom,limits-dcvs@1!qcom,msm-hw-limits !  m mN   qcom,wil6210 !qcom,wil6210  4' wil6210   -- ' 5*>K! ! rf_clk3_clkrf_clk3_pin_clk_q  4disabled  qcom,cc-debug@100000!qcom,debugcc-sdm845"  xo_clk_src!Fqcom,aopclk!qcom,aop-qmp-clk-v1F% ,qdss_clkufsice@1d90000 !qcom,icec*,ufs_core_clkbus_clkiface_clkice_core_clk """">N ufs_ice_noc   ]MINMAXsufsufsphy_mem@1d87000cp Sphy_mem ref_clk_srcref_clkref_aux_clk!"" 4disabledufshc@1d84000 !qcom,ufshcc@%  ufsphy{core_clkbus_aggr_clkiface_clkcore_clk_uniprocore_clk_iceref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkH"""""!"""H <4`рxh ufshc_mem   {{{4{h{{4{h{{9{4{g{ {g{{@ {G{{ {{ {@ @{t]MINPWM_G1_L1PWM_G2_L1PWM_G3_L1PWM_G4_L1PWM_G1_L2PWM_G2_L2PWM_G3_L2PWM_G4_L2HS_RA_G1_L1HS_RA_G2_L1HS_RA_G3_L1HS_RA_G1_L2HS_RA_G2_L2HS_RA_G3_L2HS_RB_G1_L1HS_RB_G2_L1HS_RB_G3_L1HS_RB_G1_L2HS_RB_G2_L2HS_RB_G3_L2MAXFF)$dev-reset-assertdev-reset-deassertA" Hcore_reset 4disabledsdhci@8804000!qcom,sdhci-msm-v5c@Shc_memhc_irqpwr_irqTc sdhc2   Q`Q@`@@Q>8`88QP`Q @`Q> @`IIQ>`Ql>`l> z1-}x@R 1-}x@ `SDR12SDR25SDR50DDR50SDR104 `"j"kiface_clkcore_clk affine_irqFF?FFFF 4disabledqcom,mss@4080000!qcom,pil-q6v55-mss@c0P@ + .DNSqdsp6_basehalt_q6halt_modemhalt_ncrmb_baserestart_regpdc_syncalt_reset@!"&")""'"*"("BNxoiface_clkbus_clkmem_clkgpll0_mss_clksnoc_axi_clkmnoc_axi_clkprng_clk 7xoprng_clkBNiface_clkbus_clkmem_clkgpll0_mss_clksnoc_axi_clkmnoc_axi_clk  fumodem 4ok-; O c w   %,mss-pilqcom,mba-mem@0!qcom,pil-mba-mem-qcom,lpass@17300000!qcom,pil-tz-genericc0 vdd_cx!xo7xo'4okadsp- O w c  % ,adsp-pilqcom,ssc@5c00000!qcom,pil-tz-genericc@ #vdd_cxvdd_mx5!xo7xo 'slpi4ok- O w c  % ,slpi-pilslim@171c0000;!qcom,slim-ngdc@&Sslimbus_physicalslimbus_bam_physicalslimbus_irqslimbus_bam_irqMx`pqcom,iommu_slim_ctrl_cb!qcom,iommu-slim-ctrl-cb0)) ))msm_dai_slim!qcom,msm-dai-slimkslim@172400004ok;!qcom,slim-ngdc$ @&Sslimbus_physicalslimbus_bam_physical#$slimbus_irqslimbus_bam_irqqcom,iommu_slim_ctrl_cb!qcom,iommu-slim-ctrl-cb )wcn3990!qcom,btfmslim_slavek zbtfmslim_slave_ifd qcom,msm-eud@88e0000 !qcom,msm-eudeud_irq c  Seud_base" cfg_ahb_clk4okqcom,spss@1880000!qcom,pil-tz-generic(c$(< HSsp2soc_irq_statussp2soc_irq_clrsp2soc_irq_maskrmb_errrmb_err_spare2 `vdd_cxu!xo7xo4ok'spss-% ,spss-pilqcom,wdt@17980000!qcom,msm-watchdogc Swdt-base*$  qcom,turing@8300000!qcom,pil-tz-genericc0 Bvdd_cx!xo7xo'Ycdsp- O w c  4ok% ,cdsp-pilqcom,msm-rtb !qcom,msm-rtb ,qcom,mpm2-sleep-counter@0x0c221000!qcom,mpm2-sleep-counterc "qcom,msm-cdsp-loader!qcom,cdsp-loader :cdspqcom,msm-adsprpc-mem!qcom,msm-adsprpc-mem-region-qcom,msm_fastrpc!qcom,msm-fastrpc-compute Pcqcom,msm_fastrpc_compute_cb1!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb2!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb3!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb4!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb5!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb6!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb7!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb8!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd )0 dqcom,msm_fastrpc_compute_cb9!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd q ) 0 dqcom,msm_fastrpc_compute_cb10!qcom,msm-fastrpc-compute-cb 5cdsprpc-smd q ) 0 dqcom,msm_fastrpc_compute_cb11!qcom,msm-fastrpc-compute-cb 5adsprpc-smd )# dqcom,msm_fastrpc_compute_cb12!qcom,msm-fastrpc-compute-cb 5adsprpc-smd )$ dqcom,msm-imem@146bf000!qcom,msm-imemck  kmem_dump_table@10!qcom,msm-imem-mem_dump_tablecrestart_reason@65c!qcom,msm-imem-restart_reasonc\dload_type@1c!qcom,msm-imem-dload-typecboot_stats@6b0!qcom,msm-imem-boot_statsc pil@94c!qcom,msm-imem-pilc Lkaslr_offset@6d0!qcom,msm-imem-kaslr_offsetc diag_dload@c8!qcom,msm-imem-diag-dloadcqcom,venus@aae0000!qcom,pil-tz-genericc @vdd  core_clkiface_clkbus_clk7core_clkiface_clkbus_clk  pil-venus   ??dvenus-4okqcom,msm-ssc-sensors!qcom,msm-ssc-sensors4okslpicpuss_dump!qcom,cpuss-dumpqcom,l1_i_cache0  `qcom,l1_i_cache1  aqcom,l1_i_cache2  bqcom,l1_i_cache3  cqcom,l1_i_cache100  dqcom,l1_i_cache101  eqcom,l1_i_cache102  fqcom,l1_i_cache103  gqcom,l1_d_cache0  qcom,l1_d_cache1  qcom,l1_d_cache2  qcom,l1_d_cache3  qcom,l1_d_cache100  qcom,l1_d_cache101  qcom,l1_d_cache102  qcom,l1_d_cache103  qcom,llcc1_d_cache  @qcom,llcc2_d_cache  Aqcom,llcc3_d_cache  Bqcom,llcc4_d_cache  Cqcom,l1_tlb_dump0   qcom,l1_tlb_dump100  !qcom,l1_tlb_dump200  "qcom,l1_tlb_dump300  #qcom,l1_tlb_dump400  $qcom,l1_tlb_dump500  %qcom,l1_tlb_dump600  &qcom,l1_tlb_dump700  'kryo3xx-erp!arm,arm64-kryo3xx-cpu-erp0"#:l1-l2-faultirql1-l2-errirql3-scu-errirql3-scu-faultirqqcom,llcc@1100000!!qcom,llcc-coresysconsimple-mfdc% Sllcc_base  qcom,sdm845-llcc!qcom,sdm845-llcc  --qcom,llcc-perfmon!qcom,llcc-perfmonqcom,llcc-erp!qcom,llcc-erpecc_irq Fqcom,llcc-amon!qcom,llcc-amonllcc_1_dcacheAllcc_2_dcacheAllcc_3_dcacheAllcc_4_dcacheAqcom,ipc-spinlock@1f40000!qcom,ipc-spinlock-sfpbc qcom,smem@86000000 !qcom,smem c wp@.Ssmemirq-reg-baseaux-mem1smem_targ_info_reg qcom,glink-mailbox-xprt-spss@1885008!qcom,glink-mailbox-xprt cPPP`6Smbox-loc-addrmbox-loc-sizeirq-reg-baseirq-rx-reset!  \5spss!!*qcom,qmp-aop@c300000!qcom,qmp-mbox5aopc 0 Smsgramirq-reg-base!  !<!Mmailbox@179e0000 !qcom,tcs-drv 5apps_rscc 0 !M!Y !emailbox@af20000 !qcom,tcs-drv 5display_rscc  0 !M!Y !e++system_pm!qcom,system-pm%qcom,glink-smem-native-xprt-modem@86000000!qcom,glink-smem-native-xprtc  Ssmemirq-reg-base!  5mpssqcom,glink-smem-native-xprt-adsp@86000000!qcom,glink-smem-native-xprtc  Ssmemirq-reg-base!  5lpass!u!!qcom,glink-qos-config-adsp!qcom,glink-qos-config !<<<<!! qcom,glink-smem-native-xprt-dsps@86000000!qcom,glink-smem-native-xprtc  Ssmemirq-reg-base!  5dspsqcom,glink-spi-xprt-wdsp!qcom,glink-spi-xprt5wdsp!!! 0@qcom,glink-fifo-config-wdsp!qcom,glink-fifo-config! " " ". qcom,glink-qos-config-wdsp!qcom,glink-qos-config !p`P!! qcom,glink-smem-native-xprt-cdsp@86000000!qcom,glink-smem-native-xprtc  Ssmemirq-reg-base!  >5cdspqcom,glink-ssr-modem!qcom,glink_ssr5modem"Dmpss"N"`smemqcom,glink-ssr-adsp!qcom,glink_ssr5adsp"Dlpass "N"`smemqcom,glink-ssr-dsps!qcom,glink_ssr5slpi"Ddsps "N"`smemqcom,glink-ssr-cdsp!qcom,glink_ssr5cdsp"Dcdsp "N"`smemqcom,glink-ssr-spss!qcom,glink_ssr5spss"Dspss"N"`mailboxqcom,ipc_router!qcom,ipc_router"jqcom,ipc_router_modem_xprt!qcom,ipc_router_glink_xprt"wIPCRTR"mpss"smem"""qcom,ipc_router_q6_xprt!qcom,ipc_router_glink_xprt"wIPCRTR"lpass"smem"""qcom,ipc_router_dsps_xprt!qcom,ipc_router_glink_xprt"wIPCRTR"dsps"smem"""""qcom,ipc_router_cdsp_xprt!qcom,ipc_router_glink_xprt"wIPCRTR"cdsp"smem"""qcom,qsee_ipc_irq_bridge!qcom,qsee-ipc-irq-bridgeqcom,qsee-ipc-irq-spss###3qsee_ipc_irq_spss ]5spssqcom,spcom !qcom,spcom#Asp_kernelsp_ssr4okqcom,spss_utils!qcom,spss-utils#UxA#j#~xA##spss2d#spss2t#spss2p#` 4okqcom,glink_pkt!qcom,glinkpktqcom,glinkpkt-at-mdm0$smem$.mpss$ADS$Wat_mdm0qcom,glinkpkt-loopback_cntl$lloop$.local$ALOCAL_LOOPBACK_CLNT$Wglink_pkt_loopback_ctrlqcom,glinkpkt-loopback_data$lloop$.local$Aglink_pkt_lloop_CLNT$Wglink_pkt_loopbackqcom,glinkpkt-apr-apps2$smem$.adsp $Aapr_apps2 $Wapr_apps2qcom,glinkpkt-data40-cntl$smem$.mpss $ADATA40_CNTL $Wsmdcntl8qcom,glinkpkt-data1$smem$.mpss$ADATA1$Wsmd7qcom,glinkpkt-data4$smem$.mpss$ADATA4$Wsmd8qcom,glinkpkt-data11$smem$.mpss$ADATA11$Wsmd11qcom,sps!qcom,msm_sps_4k$nqcom,qbt1000 !qcom,qbt1000 coreiface}x@ $4y $ 4disabledqseecom@86d00000 !qcom,qseecomc Ssecapp-region$$$$%%#%9 qseecom-noc  @ }} @} 5}B@(core_clk_srccore_clkiface_clkbus_clk " " " " %K 7p%\qrng@793000 !qcom,msm-rngcy0%y% msm-rng-noc   jj"B iface_clktz-log@146bf720 !qcom,tz-logck 0%%%qcedev@1de0000 !qcom,qcedevc@@Scrypto-basecrypto-bam-base %%&&&) qcedev-noc   }}(core_clk_srccore_clkiface_clkbus_clk " " " " %K 7p&5&P))qcom_cedev_ns_cb!qcom,qcedev,context-bank 5ns_context))&d`&q@qcom_cedev_s_cb!qcom,qcedev,context-bank5secure_context0))))&d` &q@ qqcom,msm_hdcp!qcom,msm-hdcpqcrypto@1de0000 !qcom,qcryptoc@@Scrypto-basecrypto-bam-base %%&&)&&~ qcrypto-noc   }}(core_clk_srccore_clkiface_clkbus_clk " " " " %K 7p&5&&&&&'&P))  qcom,msm_gsi !qcom,msm_gsiqcom,rmtfs_sharedmem@0!qcom,sharedmem-uioc Srmtfs'*'9qcom,rmnet-ipa!qcom,rmnet-ipa3'K'^'n'qcom,ipa@01e00000 !qcom,ipac@@Sipa-basegsi-base7ipa-irqgsi-irq' ''''( (#(1 ipa  @ ZZI Z8 'ZI8W0@@ KZ8 ZI8 88 Z$ZI$$q ,Z$6ZI$6$ c]MINSVS2SVSNOMINALTURBO (Mx@x@x@x@x@x@x@x@@  $  !!qcom,smp2pgpio_map_ipa_1_out!qcom,smp2pgpio-map-ipa-1-out qcom,smp2pgpio_map_ipa_1_in!qcom,smp2pgpio-map-ipa-1-in ipa_smmu_ap!qcom,ipa-smmu-ap-cb(_ ) (s @ (kk ""ipa_smmu_wlan!qcom,ipa-smmu-wlan-cb(_ )! (##ipa_smmu_uc!qcom,ipa-smmu-uc-cb(_ )"(s@ $$qcom,ipa_fws!qcom,pil-tz-genericipa_fws(-qcom,chd_sliver!qcom,core-hang-detect5silver(XXXX(````qcom,chd_gold!qcom,core-hang-detect5gold(XXXX(````qcom,ghd!qcom,gladiator-hang-detect-v2( (4qcom,msm-gladiator-v3@17900000!qcom,msm-gladiator-v3cЀSgladiator_base qcom,cmd-db@861e0000 !qcom,cmd-dbc ? %%dcc_v2@10a2000 !qcom,dcc-v2c  Sdcc-basedcc-ram-base(`( @) tb  %::0D___tupu777LMpM,-p- `hhh h0h@hPh`hphhѠhҠhՠh֠hhhhhhh hŠhƠh>~!`D`0XXd!`D0XXd#!#`D#`#0$$X&&&&X&d+!+`D+`P+`+0,,X....X.d8 8 CCC!`D`0XXd!`D0XXd#!#`D#`#0$$X&&&&X&d+!+`D+`P+`+0,,X....X.d8 8 CCC D "D&&qcom,msm-core@780000!qcom,apss-core-eacxqcom,icnss@18800000 !qcom,icnssc%Smembasesmmu_iova_basesmmu_iova_ipa )@) )/ )K)e)z))) 5 5)/]2(_qmi-tmd-devices!qcom,qmi_cooling_devicesmodem)modem_pa)pa''modem_proc)modem((modem_current)modem_current))modem_skin )modem_skin**modem_vdd)cpuv_restriction_coldadsp)adsp_vdd)cpuv_restriction_coldcdsp)Ccdsp_vdd)cpuv_restriction_coldslpi)Sslpi_vdd)cpuv_restriction_coldthermal-zones++aoss0-usr** *+user_space*<tripsactive-config0*LH*X^passivecpu0-silver-usr** *+user_space*<tripsactive-config0*LH*X^passivecpu1-silver-usr** *+user_space*<tripsactive-config0*LH*X^passivecpu2-silver-usr** *+user_space*<tripsactive-config0*LH*X^passivecpu3-silver-usr***< *+user_spacetripsactive-config0*LH*X^passivekryo-l3-0-usr***< *+user_spacetripsactive-config0*LH*X^passivekryo-l3-1-usr***< *+user_spacetripsactive-config0*LH*X^passivecpu0-gold-usr***< *+user_spacetripsactive-config0*LH*X^passivecpu1-gold-usr***< *+user_spacetripsactive-config0*LH*X^passivecpu2-gold-usr***<  *+user_spacetripsactive-config0*LH*X^passivecpu3-gold-usr***<  *+user_spacetripsactive-config0*LH*X^passivegpu0-usr***<  *+user_spacetripsactive-config0*LH*X^passivegpu1-usr** *+user_space*< tripsactive-config0*LH*X^passiveaoss1-usr***< *+user_spacetripsactive-config0*LH*X^passivemdm-dsp-usr***< *+user_spacetripsactive-config0*LH*X^passiveddr-usr***< *+user_spacetripsactive-config0*LH*X^passivewlan-usr***< *+user_spacetripsactive-config0*LH*X^passivecompute-hvx-usr***< *+user_spacetripsactive-config0*LH*X^passivecamera-usr***< *+user_spacetripsactive-config0*LH*X^passivemmss-usr***< *+user_spacetripsactive-config0*LH*X^passivemdm-core-usr***< *+user_spacetripsactive-config0*LH*X^passivegpu-virt-max-step* *d *+step_wisetripsgpu-trip0*Ls*X^passivecooling-mapsgpu_cdev0*c *hsilv-virt-max-step** *+step_wisetripssilver-trip*L*X^passivegold-virt-max-step** *+step_wisetripsgold-trip*L*X^passivepop-mem-step* **< *+step_wisetripspop-trip*Ls*X^passivecooling-mapspop_cdev4*c *hpop_cdev5*c *hpop_cdev6*c *hpop_cdev7*c *hcpu0-silver-step*d**< *+step_wisetripsemerg-config0*L*X'^passivecooling-mapsemerg_cdev0*c *hcpu1-silver-step*d**< *+step_wisetripsemerg-config1*L*X'^passivecooling-mapsemerg_cdev1*c *hcpu2-silver-step*d**< *+step_wisetripsemerg-config2*L*X'^passivecooling-mapsemerg_cdev2*c *hcpu3-silver-step*d**< *+step_wisetripsemerg-config3*L*X'^passivecooling-mapsemerg_cdev3*c *hcpu0-gold-step*d**< *+step_wisetripsemerg-config4*L*X'^passivecooling-mapsemerg_cdev4*c *hcpu1-gold-step*d**< *+step_wisetripsemerg-config5*L*X'^passivecooling-mapsemerg_cdev5*c *hcpu2-gold-step*d**<  *+step_wisetripsemerg-config6*L*X'^passivecooling-mapsemerg_cdev6*c *hcpu3-gold-step*d**<  *+step_wisetripsemerg-config7*L*X'^passivecooling-mapsemerg_cdev7*c *hlmh-dcvs-01** *+user_space*< tripsactive-config*Ls*Xu0^passivelmh-dcvs-00** *+user_space*<tripsactive-config*Ls*Xu0^passivepm8998_tz** *+step_wise*<,,tripspm8998-trip0*L(*X^passivepm8998-trip1*LH*X^passivepm8998-trip2*L6h*X^passive--cooling-mapstrip0_cpu0*c *htrip0_cpu1*c *htrip0_cpu2*c *htrip0_cpu3*c *htrip0_cpu4*c *htrip0_cpu5*c *htrip0_cpu6*c *htrip0_cpu7*c *htrip1_cpu1*c *htrip1_cpu2*c *htrip1_cpu3*c *htrip1_cpu4*c *htrip1_cpu5*c *htrip1_cpu6*c *htrip1_cpu7*c *hpm8005_tz***<tripspm8005-trip0*L(*X^passivepm8005-trip1*LH*X^passivepm8005-trip2*L6h*X^passiveaoss0-lowf***+low_limits_floor*<*wtripsaoss0-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcpu0-silver-lowf***+low_limits_floor*<*wtripscpu0-trip*L*X^passive  cooling-mapscpu0_vdd_cdev*c  *hcpu4_vdd_cdev*c  *h gpu_vdd_cdev*c  *hcx_vdd_cdev*c  *hmx_vdd_cdev*c  *hebi_vdd_cdev*c  *hmodem_vdd_cdev*c  *hadsp_vdd_cdev*c  *hcdsp_vdd_cdev*c  *hslpi_vdd_cdev*c  *hcpu1-silver-lowf***+low_limits_floor*<*wtripscpu1-trip*L*X^passive  cooling-mapscpu0_vdd_cdev*c  *hcpu4_vdd_cdev*c  *h gpu_vdd_cdev*c  *hcx_vdd_cdev*c  *hmx_vdd_cdev*c  *hebi_vdd_cdev*c  *hmodem_vdd_cdev*c  *hadsp_vdd_cdev*c  *hcdsp_vdd_cdev*c  *hslpi_vdd_cdev*c  *hcpu2-silver-lowf***+low_limits_floor*<*wtripscpu2-trip*L*X^passive  cooling-mapscpu0_vdd_cdev*c  *hcpu4_vdd_cdev*c  *h gpu_vdd_cdev*c  *hcx_vdd_cdev*c  *hmx_vdd_cdev*c  *hebi_vdd_cdev*c  *hmodem_vdd_cdev*c  *hadsp_vdd_cdev*c  *hcdsp_vdd_cdev*c  *hslpi_vdd_cdev*c  *hcpu3-silver-lowf***+low_limits_floor*<*wtripscpu3-trip*L*X^passive  cooling-mapscpu0_vdd_cdev*c  *hcpu4_vdd_cdev*c  *h gpu_vdd_cdev*c  *hcx_vdd_cdev*c  *hmx_vdd_cdev*c  *hebi_vdd_cdev*c  *hmodem_vdd_cdev*c  *hadsp_vdd_cdev*c  *hcdsp_vdd_cdev*c  *hslpi_vdd_cdev*c  *hkryo-l3-0-lowf***+low_limits_floor*<*wtripsl3-0-trip*L*X^passive  cooling-mapscpu0_vdd_cdev*c  *hcpu4_vdd_cdev*c  *h gpu_vdd_cdev*c  *hcx_vdd_cdev*c  *hmx_vdd_cdev*c  *hebi_vdd_cdev*c  *hmodem_vdd_cdev*c  *hadsp_vdd_cdev*c  *hcdsp_vdd_cdev*c  *hslpi_vdd_cdev*c  *hkryo-l3-1-lowf***+low_limits_floor*<*wtripsl3-1-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcpu0-gold-lowf***+low_limits_floor*<*wtripscpug0-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcpu1-gold-lowf***+low_limits_floor*<*wtripscpug1-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcpu2-gold-lowf***+low_limits_floor*< *wtripscpug2-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcpu3-gold-lowf***+low_limits_floor*< *wtripscpug3-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hgpu0-lowf***+low_limits_floor*< *wtripsgpu0-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hgpu1-lowf***+low_limits_floor*< *wtripsgpu1-trip_l*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *haoss1-lowf***+low_limits_floor*<*wtripsaoss1-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hmdm-dsp-lowf***+low_limits_floor*<*wtripsdsp-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hddr-lowf***+low_limits_floor*<*wtripsddr-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hwlan-lowf***+low_limits_floor*<*wtripswlan-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcompute-hvx-lowf***+low_limits_floor*<*wtripshvx-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hcamera-lowf***+low_limits_floor*<*wtripscamera-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hmmss-lowf***+low_limits_floor*<*wtripsmmss-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *hmdm-core-lowf***+low_limits_floor*<*wtripsmdm-trip*L*X^passivecooling-mapscpu0_vdd_cdev*c *hcpu4_vdd_cdev*c *h gpu_vdd_cdev*c *hcx_vdd_cdev*c *hmx_vdd_cdev*c *hebi_vdd_cdev*c *hmodem_vdd_cdev*c *hadsp_vdd_cdev*c *hcdsp_vdd_cdev*c *hslpi_vdd_cdev*c *htsens@c222000!qcom,sdm845-tsensc "  &0&Stsens_srot_physicaltsens_tm_physical!tsens-upper-lowertsens-criticaltsens@c223000!qcom,sdm845-tsensc "0 &P&Stsens_srot_physicaltsens_tm_physical!tsens-upper-lowertsens-criticalmem_dump!qcom,mem-dump-rpmh fcm rpm_sw pmic tmc_etf tmc_etfswao tmc_etr_reg tmc_etf_reg etfswao_reg misc_data tpdm_swao qcom,gpi-dma@0x800000* !qcom,gpi-dmacSgpi-top* ** )**4ok88qcom,gpi-dma@0xa00000* !qcom,gpi-dmacSgpi-top%&'()*+* ** )**4ok``msm_tspp@0x8880000!qcom,msm_tspp cp@0>SMSM_TSIF0_PHYSMSM_TSIF1_PHYSMSM_TSPP_PHYSMSM_TSPP_BAM_PHYS0ywxz/TSIF_TSPP_IRQTSIF0_IRQTSIF1_IRQTSIF_BAM_IRQiface_clkref_clk"q"s tsif   RR0`Ydisabledtsif0-mode1tsif0-mode2tsif1-mode1tsif1-mode2dual-tsif-mode1dual-tsif-mode2** * !* + !(_ ) ..rpmh-regulator-ebilvl!qcom,rpmh-arc-regulator%+ ebi.lvlregulator-s1pm8998_s1_level+ +)+A//regulator-cdev!qcom,rpmh-reg-cdev%+Yebirpmh-regulator-smpa2!qcom,rpmh-vrm-regulator%+ smpa2regulator-s2 pm8998_s2+ +)+A+p00rpmh-regulator-smpa3!qcom,rpmh-vrm-regulator%+ smpa3regulator-s3 pm8998_s3+ +)@+A@+p@11rpmh-regulator-smpa5!qcom,rpmh-vrm-regulator%+ smpa5regulator-s5 pm8998_s5+ +) +A +p rpmh-regulator-mxlvl!qcom,rpmh-arc-regulator%+ mx.lvlregulator-s6-levelpm8998_s6_level+ +)+Aregulator-s6-level-aopm8998_s6_level_ao+ +)+Amx-cdev-lvl!qcom,regulator-cooling-device++rpmh-regulator-smpa7!qcom,rpmh-vrm-regulator%+ smpa7regulator-s7 pm8998_s7+ +) +A+p rpmh-regulator-cxlvl!qcom,rpmh-arc-regulator%+ cx.lvl++regulator-s9-levelpm8998_s9_level+ +)+A+regulator-s9-level-aopm8998_s9_level_ao+ +)+A+regulator-cdev!qcom,rpmh-reg-cdev%+Ycxrpmh-regulator-ldoa1!qcom,rpmh-vrm-regulator%+ ldoa1 ,pmic4-ldo,,0/regulator-l1 pm8998_l1+ +) m+A m,M@+p m,i//regulator-l1-ao pm8998_l1_ao+ +) m+A m+p m,iregulator-l1-so pm8998_l1_so+ +) m+A m+p m,i,xrpmh-regulator-ldoa2!qcom,rpmh-vrm-regulator%+ ldoa2 ,pmic4-ldo,,0u0regulator-l2 pm8998_l2+ +)O+AO+pO,i,22rpmh-regulator-ldoa3!qcom,rpmh-vrm-regulator%+ ldoa3 ,pmic4-ldo,,0regulator-l3 pm8998_l3+ +)B@+AB@+pB@,i33rpmh-regulator-lmxlvl!qcom,rpmh-arc-regulator%+ lmx.lvlregulator-l4-levelpm8998_l4_level+ +)+Arpmh-regulator-ldoa5!qcom,rpmh-vrm-regulator%+ ldoa5 ,pmic4-ldo,,0regulator-l5 pm8998_l5+ +) 5+A 5+p 5,irpmh-regulator-ldoa6!qcom,rpmh-vrm-regulator%+ ldoa6 ,pmic4-ldo,,0regulator-l6 pm8998_l6+ +)R+AR+pR,i44rpmh-regulator-ldoa7!qcom,rpmh-vrm-regulator%+ ldoa7 ,pmic4-ldo,,0'regulator-l7 pm8998_l7+ +)w@+Aw@+pw@,irpmh-regulator-ldoa8!qcom,rpmh-vrm-regulator%+ ldoa8 ,pmic4-ldo,,0regulator-l8 pm8998_l8+ +)O+A +pO,i55rpmh-regulator-ldoa9!qcom,rpmh-vrm-regulator%+ ldoa9 ,pmic4-ldo,,0regulator-l9 pm8998_l9+ +)@+A,+p@,i66rpmh-regulator-ldoa10!qcom,rpmh-vrm-regulator%+ ldoa10 ,pmic4-ldo,,0regulator-l10 pm8998_l10+ +)@+A,+p@,i77rpmh-regulator-ldoa11!qcom,rpmh-vrm-regulator%+ ldoa11 ,pmic4-ldo,,0regulator-l11 pm8998_l11+ +)B@+A+pB@,i88rpmh-regulator-ldoa12!qcom,rpmh-vrm-regulator%+ ldoa12 ,pmic4-ldo,,0regulator-l12 pm8998_l12+ +)w@+Aw@+pw@,i##rpmh-regulator-ldoa13!qcom,rpmh-vrm-regulator%+ ldoa13 ,pmic4-ldo,,0'regulator-l13 pm8998_l13+ +)w@+A-*+pw@,i99rpmh-regulator-ldoa14!qcom,rpmh-vrm-regulator%+ ldoa14 ,pmic4-ldo,,0'"::regulator-l14 pm8998_l14+ ,M8+)w@+A+pw@,i""rpmh-regulator-ldoa15!qcom,rpmh-vrm-regulator%+ ldoa15 ,pmic4-ldo,,0regulator-l15 pm8998_l15+ +)w@+Aw@+pw@,i;;rpmh-regulator-ldoa16!qcom,rpmh-vrm-regulator%+ ldoa16 ,pmic4-ldo,,0regulator-l16 pm8998_l16+ +))B+A)B+p)B,i<<rpmh-regulator-ldoa17!qcom,rpmh-vrm-regulator%+ ldoa17 ,pmic4-ldo,,0'regulator-l17 pm8998_l17+ +)+A+p,irpmh-regulator-ldoa18!qcom,rpmh-vrm-regulator%+ ldoa18 ,pmic4-ldo,,0regulator-l18 pm8998_l18+ +))B+A-*+p)B,i==rpmh-regulator-ldoa19!qcom,rpmh-vrm-regulator%+ ldoa19 ,pmic4-ldo,,0regulator-l19 pm8998_l19+ +)+@+A/]+p+@,i>>rpmh-regulator-ldoa20!qcom,rpmh-vrm-regulator%+ ldoa20 ,pmic4-ldo,,0'regulator-l20 pm8998_l20+ +))B+A-*+p)B,i??rpmh-regulator-ldoa21!qcom,rpmh-vrm-regulator%+ ldoa21 ,pmic4-ldo,,0'regulator-l21 pm8998_l21+ +))B+A-*+p)B,i@@rpmh-regulator-ldoa22!qcom,rpmh-vrm-regulator%+ ldoa22 ,pmic4-ldo,,0'regulator-l22 pm8998_l22+ +)++A2+p+,iAArpmh-regulator-ldoa23!qcom,rpmh-vrm-regulator%+ ldoa23 ,pmic4-ldo,,0'regulator-l23 pm8998_l23+ +)-+A2+p-,iBBrpmh-regulator-ldoa24!qcom,rpmh-vrm-regulator%+ ldoa24 ,pmic4-ldo,,0',#regulator-l24 pm8998_l24+ +)/+A/+p/,irpmh-regulator-ldoa25!qcom,rpmh-vrm-regulator%+ ldoa25 ,pmic4-ldo,,0'regulator-l25 pm8998_l25+ +)-+A2+p-,irpmh-regulator-ldoa26!qcom,rpmh-vrm-regulator%+ ldoa26 ,pmic4-ldo,,0.regulator-l26 pm8998_l26+ +)O+AO,MP+pO,i..rpmh-regulator-lcxlvl!qcom,rpmh-arc-regulator%+ lcx.lvlregulator-l27-levelpm8998_l27_level+ +)+Arpmh-regulator-ldoa28!qcom,rpmh-vrm-regulator%+ ldoa28 ,pmic4-ldo,,0regulator-l28 pm8998_l28+ +)+@+A-+p+@,iCCrpmh-regulator-vsa1!qcom,rpmh-vrm-regulator%+ vsa1regulator-lvs1 pm8998_lvs1+ +)w@+Aw@DDrpmh-regulator-vsa2!qcom,rpmh-vrm-regulator%+ vsa2regulator-lvs2 pm8998_lvs2+ +)w@+Aw@EErpmh-regulator-bobb1!qcom,rpmh-vrm-regulator%+ bobb1 ,pmic4-bob,regulator-bob pmi8998_bob+ +)2+A6+p2,iFFregulator-bob-aopmi8998_bob_ao+ +)2+A6+p2,iGGrpmh-regulator-gfxlvl!qcom,rpmh-arc-regulator%+ gfx.lvlregulator-s1-levelpm8005_s1_level+ +)1+A,1rpmh-regulator-msslvl!qcom,rpmh-arc-regulator%+ mss.lvlregulator-s2-levelpm8005_s2_level+ +)+Arpmh-regulator-smpc3!qcom,rpmh-vrm-regulator%+ smpc3regulator-s3 pm8005_s3+ +) '+A '+p 'HHrefgen-regulator@ff1000!qcom,refgen-regulatorc`refgen,4ok$$$csr@6001000!qcom,coresight-csrc Scsr-base,coresight-csr- -!-9-T**csr@6b0e000!qcom,coresight-csrc Scsr-base apb_pclk,coresight-swao-csr-b-TIIreplicator@6046000!arm,primecell-y c`Sreplicator-base,coresight-replicator apb_pclkJJportsport@0cendpoint-%77port@1cendpoint--&88replicator@6b0a000!arm,primecell-y cSreplicator-base,coresight-replicator-swao apb_pclkKKportsport@0cendpoint--'++port@1cendpoint-(port@2cendpoint-)DDtmc@6b09000!arm,primecell-yac Stmc-base,coresight-tmc-etf-swao-* apb_pclkLLportsport@0cendpoint-+''port@1cendpoint--,--funnel@0x6b08000!arm,primecell-yc Sfunnel-base,coresight-funnel-swao apb_pclkMMportsport@0cendpoint--,,port@1cendpoint--.port@2cendpoint--/00tpda@6b01000!arm,primecell-yic Stpda-base,coresight-tpda-swao-G- -@ apb_pclkNNportsport@0cendpoint-0//port@1cendpoint--133port@2cendpoint--244tpdm@6b02000!arm,primecell-yhc  Stpdm-base,coresight-tpdm-swao-0 apb_pclkOOportendpoint-311tpdm@6b03000!arm,primecell-yhc0 Stpdm-base,coresight-tpdm-swao-1 apb_pclk-PPportendpoint-422tmc@6048000!arm,primecell-yac@PStmc-basebam-base-@.,coresight-tmc-etr.56-* apb_pclk byte-cntr-irqQQportendpoint--7%%tmc@6047000!arm,primecell-yacp Stmc-base,coresight-tmc-etf.56-*., apb_pclkRRportsport@0cendpoint-8&&port@1cendpoint--9::funnel@6045000!arm,primecell-ycP Sfunnel-base,coresight-funnel-merg apb_pclkSSportsport@0cendpoint-:99port@1cendpoint--;>>port@2cendpoint--<BBstm@6002000!arm,primecell-ybc (Sstm-basestm-stimulus-base,coresight-stm apb_pclkTTportendpoint-=AAhwevent@0x014066f0!qcom,coresight-hwevent c@fAf@`8A`84Sddr-ch0-cfgddr-ch23-cfgddr-ch0-ctrlddr-ch23-ctrl,coresight-hwevent-* apb_pclkUUfunnel@0x6041000!arm,primecell-yc Sfunnel-base,coresight-funnel-in0 apb_pclkVVportsport@0cendpoint->;;port@1cendpoint--?port@2cendpoint--@port@3cendpoint--A==funnel@0x6043000!arm,primecell-yc0 Sfunnel-base,coresight-funnel-in2 apb_pclkWWportsport@0cendpoint-B<<port@1cendpoint--Cport@2cendpoint--D))port@3cendpoint--EVVport@4cendpoint--Fport@5cendpoint--GHHfunnel@0x6943000!arm,primecell-yc0 Sfunnel-base,coresight-funnel-gfx apb_pclk 4disabledXXportsport@0cendpoint-HGGport@1cendpoint--Iport@2cendpoint--Jtpda@6004000!arm,primecell-yic@ Stpda-base,coresight-tpda-A.= .O @-      -@@ @ @ apb_pclkYYportsport@0cendpoint-Kport@1cendpoint--L``port@2cendpoint--Mllport@3cendpoint--Nttport@4cendpoint--O[[port@5cendpoint--Pooport@6cendpoint--Qyyport@7c endpoint--Rxxport@8c endpoint--Sbbport@9c endpoint--Taaport@10c endpoint--Uwwfunnel@6832000!arm,primecell-yc  Sfunnel-base,coresight-funnel-modem apb_pclkZZportsport@0cendpoint-VEEport@1cendpoint--WXXtpda@6831000!arm,primecell-yic Stpda-base,coresight-tpda-modem-C- -@ apb_pclk[[portsport@0cendpoint-XWWport@1cendpoint--YZZtpdm@6830000!arm,primecell-yhc Stpdm-base,coresight-tpdm-modem apb_pclk\\portendpoint-ZYYfunnel@6845000!arm,primecell-ycP Sfunnel-base,coresight-funnel-lpass apb_pclk]]portsport@0cendpoint-[OOport@1cendpoint--\__funnel_1@6845000!arm,primecell-ycpP#Sfunnel-base-dummyfunnel-base-real,coresight-funnel-lpass-1 apb_pclk.a^^portsport@0cendpoint-]port@1cendpoint--^tpdm@6844000!arm,primecell-yhc@ Stpdm-base,coresight-tpdm-lpass apb_pclk-__portendpoint-_\\tpdm@6c28000!arm,primecell-yhc€ Stpdm-base,coresight-tpdm-center apb_pclk-``portendpoint-`LLtpdm@6a24000!arm,primecell-yhc@ Stpdm-base,coresight-tpdm-north apb_pclk-aaportendpoint-aTTtpdm@69d0000!arm,primecell-yhc Stpdm-base,coresight-tpdm-qm apb_pclkbbportendpoint-bSStpda@7862000!arm,primecell-yic  Stpda-base,coresight-tpda-apss-B-  apb_pclkccportsport@0cendpoint-cport@1cendpoint--deetpdm@7860000!arm,primecell-yhc Stpdm-base,coresight-tpdm-apss apb_pclkddportendpoint-eddtpda@78c0000!arm,primecell-yic Stpda-base,coresight-tpda-llm-silver-H-  apb_pclkeeportsport@0cendpoint-fport@1cendpoint--ghhtpdm@78a0000!arm,primecell-yhc Stpdm-base,coresight-tpdm-llm-silver apb_pclkffportendpoint-hggtpda@78d0000!arm,primecell-yic Stpda-base,coresight-tpda-llm-gold-I-  apb_pclkggportsport@0cendpoint-iport@1cendpoint--jkktpdm@78b0000!arm,primecell-yhc Stpdm-base,coresight-tpdm-llm-gold apb_pclkhhportendpoint-kjjfunnel@6c0b000!arm,primecell-yc Sfunnel-base,coresight-funnel-dl-mm apb_pclkiiportsport@0cendpoint-lMMport@1cendpoint--mnntpdm@6c08000!arm,primecell-yhc Stpdm-base,coresight-tpdm-mm apb_pclk-jjportendpoint-nmmfunnel@6861000!arm,primecell-yc Sfunnel-base,coresight-funnel-turing apb_pclkkkportsport@0cendpoint-oPPport@1cendpoint--pssfunnel_1@6861000!arm,primecell-ycp#Sfunnel-base-dummyfunnel-base-real,coresight-funnel-turing-1 apb_pclk.allportsport@0cendpoint-qport@1cendpoint--rtpdm@6860000!arm,primecell-yhc Stpdm-base,coresight-tpdm-turing apb_pclk-mmportendpoint-sppfunnel@69e2000!arm,primecell-yc  Sfunnel-base,coresight-funnel-ddr-0 apb_pclknnportsport@0cendpoint-tNNport@1cendpoint--uvvtpdm@69e0000!arm,primecell-yhc Stpdm-base,coresight-tpdm-ddr apb_pclk-ooportendpoint-vuutpdm@6850000!arm,primecell-yhc Stpdm-base,coresight-tpdm-pimem apb_pclkppportendpoint-wUUtpdm@684c000!arm,primecell-yhc Stpdm-base,coresight-tpdm-prng apb_pclkqqportendpoint-xRRtpdm@6840000!arm,primecell-yhc Stpdm-base,coresight-tpdm-vsense apb_pclkrrportendpoint-yQQtpda@7832000!arm,primecell-yic  Stpda-base,coresight-tpda-olc-E-@ apb_pclkssportsport@0cendpoint-zport@1cendpoint--{||tpdm@7830000!arm,primecell-yhc Stpdm-base,coresight-tpdm-olc apb_pclkttportendpoint-|{{tpda@6882000!arm,primecell-yic  Stpda-base,coresight-tpda-spss-F-  apb_pclkuuportsport@0cendpoint-}port@1cendpoint--~tpdm@6880000!arm,primecell-yhc Stpdm-base,coresight-tpdm-spss apb_pclkvvportendpoint-~~funnel@6883000!arm,primecell-yc0 Sfunnel-base,coresight-funnel-spss apb_pclkwwportsport@0cendpoint-??port@1cendpoint--}}port@2cendpoint--funnel@6005000!arm,primecell-ycP Sfunnel-base,coresight-funnel-qatb apb_pclkxxportsport@0cendpoint-@@port@1cendpoint--KKport@2cendpoint--]]port@3cendpoint--qqcti@69e1000!arm,primecell-yfc Scti-base,coresight-cti-ddr_dl_0_cti apb_pclkyycti@69e4000!arm,primecell-yfc@ Scti-base,coresight-cti-ddr_dl_1_cti0 apb_pclkzzcti@69e5000!arm,primecell-yfcP Scti-base,coresight-cti-ddr_dl_1_cti1 apb_pclk{{cti@6c09000!arm,primecell-yfc Scti-base,coresight-cti-dlmm_cti0 apb_pclk||cti@6c0a000!arm,primecell-yfc Scti-base,coresight-cti-dlmm_cti1 apb_pclk}}cti@78e0000!arm,primecell-yfc Scti-base,coresight-cti-apss_cti0 apb_pclk~~cti@78f0000!arm,primecell-yfc Scti-base,coresight-cti-apss_cti1 apb_pclkcti@7900000!arm,primecell-yfc Scti-base,coresight-cti-apss_cti2 apb_pclkcti@6010000!arm,primecell-yfc Scti-base,coresight-cti0 apb_pclk55cti@6011000!arm,primecell-yfc Scti-base,coresight-cti1 apb_pclkcti@6012000!arm,primecell-yfc  Scti-base,coresight-cti2 apb_pclk.wcti-trigout-pctrlcti@6013000!arm,primecell-yfc0 Scti-base,coresight-cti3 apb_pclkcti@6014000!arm,primecell-yfc@ Scti-base,coresight-cti4 apb_pclkcti@6015000!arm,primecell-yfcP Scti-base,coresight-cti5 apb_pclkcti@6016000!arm,primecell-yfc` Scti-base,coresight-cti6 apb_pclkcti@6017000!arm,primecell-yfcp Scti-base,coresight-cti7 apb_pclkcti@6018000!arm,primecell-yfc Scti-base,coresight-cti8 apb_pclk66cti@6019000!arm,primecell-yfc Scti-base,coresight-cti9 apb_pclkcti@601a000!arm,primecell-yfc Scti-base,coresight-cti10 apb_pclkcti@601b000!arm,primecell-yfc Scti-base,coresight-cti11 apb_pclkcti@601c000!arm,primecell-yfc Scti-base,coresight-cti12 apb_pclkcti@601d000!arm,primecell-yfc Scti-base,coresight-cti13 apb_pclkcti@601e000!arm,primecell-yfc Scti-base,coresight-cti14 apb_pclkcti@601f000!arm,primecell-yfc Scti-base,coresight-cti15 apb_pclkcti@7020000!arm,primecell-yfc Scti-base,coresight-cti-cpu0 apb_pclkcti@7120000!arm,primecell-yfc Scti-base,coresight-cti-cpu1 apb_pclkcti@7220000!arm,primecell-yfc" Scti-base,coresight-cti-cpu2 apb_pclkcti@7320000!arm,primecell-yfc2 Scti-base,coresight-cti-cpu3 apb_pclkcti@7420000!arm,primecell-yfcB Scti-base,coresight-cti-cpu4 apb_pclkcti@7520000!arm,primecell-yfcR Scti-base,coresight-cti-cpu5 apb_pclkcti@7620000!arm,primecell-yfcb Scti-base,coresight-cti-cpu6 apb_pclkcti@7720000!arm,primecell-yfcr Scti-base,coresight-cti-cpu7 apb_pclkcti@6b04000!arm,primecell-yfc@ Scti-base,coresight-cti-swao_cti0 apb_pclktgu@6b0c000!arm,primecell-yc Stgu-base....,coresight-tgu-ipcb apb_pclkturing_etm0!qcom,coresight-remote-etm,coresight-turing-etm0. portendpoint-rrdummy_sink!qcom,coresight-dummy,coresight-eud.portendpoint--((sensor_etm0!qcom,coresight-remote-etm,coresight-sensor-etm0.portendpoint-..modem_etm0!qcom,coresight-remote-etm,coresight-modem-etm0.portendpoint-CCaudio_etm0!qcom,coresight-remote-etm,coresight-audio-etm0.portendpoint-^^spss_etm0!qcom,coresight-dummy,coresight-spss-etm0.portendpoint-funnel@7810000!arm,primecell-yc Sfunnel-base,coresight-funnel-apss-merg apb_pclkportsport@0cendpoint-FFport@1cendpoint--port@2cendpoint--zzport@3cendpoint--ccport@4cendpoint--ffport@5cendpoint--iietm@7040000!arm,primecell-y ]c,coresight-etm0 apb_pclkportendpoint-etm@7140000!arm,primecell-y ]c,coresight-etm1 apb_pclkportendpoint-etm@7240000!arm,primecell-y ]c$,coresight-etm2 apb_pclkportendpoint-etm@7340000!arm,primecell-y ]c4,coresight-etm3 apb_pclkportendpoint-etm@7440000!arm,primecell-y ]cD,coresight-etm4 apb_pclkportendpoint-etm@7540000!arm,primecell-y ]cT,coresight-etm5 apb_pclkportendpoint-etm@7640000!arm,primecell-y ]cd,coresight-etm6 apb_pclkportendpoint-etm@7740000!arm,primecell-y ]ct,coresight-etm7 apb_pclkportendpoint-funnel@7800000!arm,primecell-yc Sfunnel-base,coresight-funnel-apss apb_pclkportsport@0cendpoint-port@1cendpoint--port@2cendpoint--port@3cendpoint--port@4cendpoint--port@5cendpoint--port@6cendpoint--port@7cendpoint--port@8cendpoint--arm,smmu-kgsl@50400004ok !qcom,smmu-v2c../ /!/3/Fvddxlmnopqrsgcc_gpu_memnoc_gfx_clk"#`/[`#x``Ugg(hii$i(i0i`kdUQkhapps-smmu@0x15000000!qcom,qsmmu-v500c Sbasetcu-base./l/ /{/!/3  A`abcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVW apps_smmu    ss/  / ))anoc_1_tbu@0x150c5000!qcom,qsmmuv500-tbuc P "Sbasestatus-reg//Fvdd apps_smmu    ssanoc_2_tbu@0x150c9000!qcom,qsmmuv500-tbuc  "Sbasestatus-reg//Fvdd apps_smmu    ssmnoc_hf_0_tbu@0x150cd000!qcom,qsmmuv500-tbuc  "Sbasestatus-reg//Fvdd mnoc_hf_0_tbu    mnoc_hf_1_tbu@0x150d1000!qcom,qsmmuv500-tbuc  "Sbasestatus-reg/ /Fvdd mnoc_hf_1_tbu    mnoc_sf_0_tbu@0x150d5000!qcom,qsmmuv500-tbuc P " Sbasestatus-reg//Fvdd mnoc_sf_0_tbu    compute_dsp_tbu@0x150d9000!qcom,qsmmuv500-tbuc  "(Sbasestatus-reg/ apps_smmu    ssadsp_tbu@0x150dd000!qcom,qsmmuv500-tbuc  "0Sbasestatus-reg//Fvdd apps_smmu    ssanoc_1_pcie_tbu@0x150e1000!qcom,qsmmuv500-tbuc "8Sbasestatus-reg//Fvddgcc_aggre_noc_pcie_tbu_clk" apps_smmu    sskgsl_iommu_test_device 4disabled!iommu-debug-testapps_iommu_test_device!iommu-debug-test ) apps_iommu_coherent_test_device!iommu-debug-test )  dqcom,ion !qcom,msm-ionqcom,ion-heap@25c/SYSTEMqcom,ion-heap@22c-/DMAqcom,ion-heap@27c-/DMAqcom,ion-heap@19c-/DMAqcom,ion-heap@13c -/HYP_CMAqcom,ion-heap@10c -/HYP_CMAqcom,ion-heap@9c /SYSTEM_SECUREqcom,smp2p-modem@1799000c !qcom,smp2pc  /@ qcom,smp2p-adsp@1799000c !qcom,smp2pc  / qcom,smp2p-dsps@1799000c !qcom,smp2pc  / qcom,smp2p-cdsp@1799000c !qcom,smp2pc  /@ @qcom,smp2pgpio-smp2p-15-in!qcom,smp2pgpiosmp2p 0@P\qqcom,smp2pgpio_test_smp2p_15_in !qcom,smp2pgpio_test_smp2p_15_in qcom,smp2pgpio-smp2p-15-out!qcom,smp2pgpiosmp2p @P\qqcom,smp2pgpio_test_smp2p_15_out!!qcom,smp2pgpio_test_smp2p_15_out qcom,smp2pgpio-smp2p-1-in!qcom,smp2pgpiosmp2p 0@P\qqcom,smp2pgpio_test_smp2p_1_in!qcom,smp2pgpio_test_smp2p_1_in qcom,smp2pgpio-smp2p-1-out!qcom,smp2pgpiosmp2p @P\qqcom,smp2pgpio_test_smp2p_1_out !qcom,smp2pgpio_test_smp2p_1_out qcom,smp2pgpio-smp2p-2-in!qcom,smp2pgpiosmp2p 0@P\qqcom,smp2pgpio_test_smp2p_2_in!qcom,smp2pgpio_test_smp2p_2_in qcom,smp2pgpio-smp2p-2-out!qcom,smp2pgpiosmp2p @P\qqcom,smp2pgpio_test_smp2p_2_out !qcom,smp2pgpio_test_smp2p_2_out qcom,smp2pgpio-smp2p-3-in!qcom,smp2pgpiosmp2p 0@P\qqcom,smp2pgpio_test_smp2p_3_in!qcom,smp2pgpio_test_smp2p_3_in qcom,smp2pgpio-smp2p-3-out!qcom,smp2pgpiosmp2p @P\qqcom,smp2pgpio_test_smp2p_3_out !qcom,smp2pgpio_test_smp2p_3_out qcom,smp2pgpio-smp2p-5-in!qcom,smp2pgpiosmp2p 0@P\qqcom,smp2pgpio_test_smp2p_5_in!qcom,smp2pgpio_test_smp2p_5_in qcom,smp2pgpio-smp2p-5-out!qcom,smp2pgpiosmp2p @P\qqcom,smp2pgpio_test_smp2p_5_out !qcom,smp2pgpio_test_smp2p_5_out qcom,smp2pgpio-sleepstate-gpio-3-out!qcom,smp2pgpio sleepstate @P\qqcom,smp2pgpio-sleepstate-3-out !qcom,smp2pgpio_sleepstate_3_out qcom,smp2pgpio-ssr-smp2p-1-in!qcom,smp2pgpio slave-kernel 0@P\qqcom,smp2pgpio-ssr-smp2p-1-out!qcom,smp2pgpiomaster-kernel @P\qqcom,smp2pgpio-ssr-smp2p-2-in!qcom,smp2pgpio slave-kernel 0@P\qqcom,smp2pgpio-ssr-smp2p-2-out!qcom,smp2pgpiomaster-kernel @P\qqcom,smp2pgpio-ssr-smp2p-3-in!qcom,smp2pgpio slave-kernel 0@P\qqcom,smp2pgpio-ssr-smp2p-3-out!qcom,smp2pgpiomaster-kernel @P\qqcom,smp2pgpio-ssr-smp2p-5-in!qcom,smp2pgpio slave-kernel 0@P\qqcom,smp2pgpio-ssr-smp2p-5-out!qcom,smp2pgpiomaster-kernel @P\qqcom,smp2pgpio-ipa-1-out!qcom,smp2pgpioipa @P\qqcom,smp2pgpio-ipa-1-in!qcom,smp2pgpioipa 0@P\qqcom,smp2pgpio-wlan-1-in!qcom,smp2pgpiowlan 0@P\qqcom,cam-req-mgr!qcom,cam-req-mgr4okqcom,csiphy@ac65000;!qcom,csiphy-v1.0qcom,csiphyc PScsiphy/P csiphy/ /Kgdscrrefgen0O0/@UT  {camnoc_axi_clksoc_ahb_clkslow_ahb_src_clkcpas_ahb_clkcphy_rx_clk_srccsiphy0_clkcsi0phytimer_clk_srccsi0phytimer_clk0)turbo 0:` U4ok0F$qcom,csiphy@ac66000;!qcom,csiphy-v1.0qcom,csiphyc `Scsiphy/` csiphy/ /Kgdscrrefgen0O0/@UT  {camnoc_axi_clksoc_ahb_clkslow_ahb_src_clkcpas_ahb_clkcphy_rx_clk_srccsiphy1_clkcsi1phytimer_clk_srccsi1phytimer_clk0)turbo 0:` U4ok0F$qcom,csiphy@ac67000;!qcom,csiphy-v1.0qcom,csiphyc pScsiphy/p csiphy/ /Kgdscrrefgen0O0/@UT {camnoc_axi_clksoc_ahb_clkslow_ahb_src_clkcpas_ahb_clkcphy_rx_clk_srccsiphy2_clkcsi2phytimer_clk_srccsi2phytimer_clk0)turbo 0:` U4ok0F$qcom,cci@ac4a000; !qcom,ccic Ġ@Scci/cci 4ok//Kgdscr0UT Mcamnoc_axi_clksoc_ahb_clkslow_ahb_src_clkcpas_ahb_clkcci_clkcci_clk_src 0Tcci_clk_src0)lowsvs0:<4`cam_defaultcam_suspend044440c0t60CCI_I2C_DATA0CCI_I2C_CLK0CCI_I2C_DATA1CCI_I2C_CLK1qcom,i2c_standard_mode00000000001<4`4okqcom,i2c_fast_mode0&080(0(00#0>0001<4`4okqcom,i2c_custom_mode0&080(0(00#0>0001<4`4okqcom,i2c_fast_plus_mode00000000001<4`4okqcom,cam_smmu!qcom,msm-cam-smmu4ok1msm_cam_smmu_ife!qcom,msm-cam-smmu-cb0))) ) 5ifeiova-mem-mapiova-mem-region-io1'io18@1J1Z4okmsm_cam_smmu_jpeg!qcom,msm-cam-smmu-cb)`)h5jpegiova-mem-mapiova-mem-region-io1'io18@1J1Z4okmsm_cam_icp_fw!qcom,msm-cam-smmu-fw-dev5icp-msm_cam_smmu_icp!qcom,msm-cam-smmu-cb<)z) )@)0)P5icpiova-mem-mapiova-mem-region-firmware 1'firmware181JP1Z4okiova-mem-region-shared1'shared18@1J@1Z4ok1iiova-mem-region-secondary-heap1'secheap18 1J1Z4okiova-mem-region-io1'io18 1Jn1Z4okiova-mem-qdss-region1'qdss18 1J1Z1zy4okmsm_cam_smmu_cpas_cdm!qcom,msm-cam-smmu-cb ) 5cpas-cdm0iova-mem-mapiova-mem-region-io1'io18@1J1Z4okmsm_cam_smmu_secure!qcom,msm-cam-smmu-cb 5cam-secure1msm_cam_smmu_fd!qcom,msm-cam-smmu-cb )p5fdiova-mem-mapiova-mem-region-io1'io18@1J1Z4okmsm_cam_smmu_lrme!qcom,msm-cam-smmu-cb)8)X5lrmeiova-mem-mapiova-mem-region-shared1'shared18@1J@1Z4okiova-mem-region-io1'io18 1JҀ1Z4okqcom,cam-cpas@ac40000;!qcom,cam-cpas5cpas 1cpas_top4okScam_cpas_topcam_camnocc  P/  cpas_camnoc 11^ /Kcamss-vdd1Qgcc_ahb_clkgcc_axi_clksoc_ahb_clkslow_ahb_clk_srccpas_ahb_clkcamnoc_axi_clk0""UT 0Tslow_ahb_clk_src0:$ĴĴĴĴĴ/0)suspendminsvslowsvssvssvs_l1nominalturbo cam_ahb  p MM*M*MIMIMM,11AAQM1suspendsuspendminsvslowsvssvssvs_l1nominalnominalnominalturboturbo12 csiphy0csiphy1csiphy2csiphy3cci0csid0csid1csid2ife0ife1ife2ipe0ipe1cam-cdm-intf0cpas-cdm0bps0icp0jpeg-dma0jpeg-enc0fd0lrmecpas02cam_hf_1cam_hf_2cam_hf_2cam_hf_2cam_sf_1cam_hf_1cam_hf_2cam_hf_2cam_hf_1cam_hf_2cam_hf_2cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_1cam_sf_120qcom,axi-port-listqcom,axi-port1 2Hcam_hf_1qcom,axi-port-mnoc cam_hf_1_mnoc2[   qcom,axi-port-camnoc cam_hf_1_camnoc2[     qcom,axi-port2 2Hcam_hf_2qcom,axi-port-mnoc cam_hf_2_mnoc2[   qcom,axi-port-camnoc cam_hf_2_camnoc2[     qcom,axi-port3 2Hcam_sf_1qcom,axi-port-mnoc cam_sf_1_mnoc2[   qcom,axi-port-camnoc cam_sf_1_camnoc2[     qcom,cam-cdm-intf!qcom,cam-cdm-intf; 5cam-cdm-intf2x2vfejpegdmajpegencfdlrmecdm4okqcom,cpas-cdm0@ac48000;!qcom,cam170-cpas-cdm0 5cpas-cdmc Ā Scpas-cdm/  cpas-cdm/Kcamss2[gcc_camera_ahbgcc_camera_axicam_cc_soc_ahb_clkcam_cc_cpas_ahb_clkcam_cc_camnoc_axi_clk(""U 0:0)svs2ife4okqcom,cam-isp !qcom,cam-isp1ife4okqcom,csid0@acb3000; !qcom,csid170Scsidc 0/ 0csid  /Kcamssife022camera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_csid_clkife_csid_clk_srcife_cphy_rx_clkcphy_rx_clk_srcife_clkife_clk_srccamnoc_axi_clkife_axi_clkh""U T%&$ "#!h0:` :#F 0)svsturbo0Tife_csid_clk_src4okqcom,vfe0@acaf000; !qcom,vfe170Sifec @/ ife  /Kcamssife022ocamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_clkife_clk_srccamnoc_axi_clkife_axi_clkH""U T"#!l0:8#F0)svssvs_l1turbo 0Tife_clk_src 2ife_dsp_clk2'2#F4okqcom,csid1@acba000; !qcom,csid170Scsidc ˠ/ csid  /Kcamssife122camera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_csid_clkife_csid_clk_srcife_cphy_rx_clkcphy_rx_clk_srcife_clkife_clk_srccamnoc_axi_clkife_axi_clkh""U T,-+ )*(h0:` :#F 0)svsturbo0Tife_csid_clk_src4okqcom,vfe1@acb6000; !qcom,vfe170Sifec `@/ `ife  /Kcamssife122ocamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_clkife_clk_srccamnoc_axi_clkife_axi_clkH""U T)*(l0:8#F0)svssvs_l1turbo 0Tife_clk_src 2ife_dsp_clk2.2#F4okqcom,csid-lite@acc8000;!qcom,csid-lite170 Scsid-litec ̀/  csid-lite /Kcamss2camera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_csid_clkife_csid_clk_srcife_cphy_rx_clkcphy_rx_clk_srcife_clkife_clk_srccamnoc_axi_clk`""U T231 /0`0:` :#F 0)svsturbo0Tife_csid_clk_src4okqcom,vfe-lite@acc4000;!qcom,vfe-lite170 Sife-litec @@/ @ ife-lite /Kcamss2ccamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkslow_ahb_clk_srcife_clkife_clk_srccamnoc_axi_clk@""U T/0`0:8#F0)svssvs_l1turbo 0Tife_clk_src4okqcom,cam-icp !qcom,cam-icp%2qcom,a5qcom,ipe0qcom,ipe1qcom,bps233 4okqcom,a5@ac00000; !qcom,cam-a5c ` 0Sa5_qgica5_sierraa5_csr / a5 /Kcamss-vdd1igcc_cam_ahb_clkgcc_cam_axi_clksoc_fast_ahbsoc_ahb_clkcpas_ahb_clkcamnoc_axi_clkicp_clkicp_clk_src@""U @0: ׄ #F 0)svsturbo3CAMERA_ICP.elf3{4okqcom,ipe0; !qcom,cam-ipec p0 Sipe0_top/p /Kipe0-vdd3$Cipe_0_ahb_clkipe_0_areg_clkipe_0_axi_clkipe_0_clkipe_0_clk_src0Tipe_0_clk_src(45678P0:8 :#F0)svssvs_l1nominalturbo4okqcom,ipe1; !qcom,cam-ipec 0 Sipe1_top/  /Kipe1-vdd34Cipe_1_ahb_clkipe_1_areg_clkipe_1_axi_clkipe_1_clkipe_1_clk_src0Tipe_1_clk_src(9:;<=P0:8 :#F0)svssvs_l1nominalturbo4okqcom,bps; !qcom,cam-bpsc 0Sbps_top//Kbps-vdd3D9bps_ahb_clkbps_areg_clkbps_axi_clkbps_clkbps_clk_src 0Tbps_clk_src(P0:8#F#F0)svssvs_l1nominalturbo4okqcom,cam-jpeg!qcom,cam-jpeg2qcom,jpegencqcom,jpegdma3S3`4okqcom,jpegenc@ac4e000;!qcom,cam_jpeg_enc Sjpege_hwc @/jpeg  /Kcamss-vdd1Zcamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkcamnoc_axi_clkjpegenc_clk_srcjpegenc_clk8""U ?>0:#F0Tjpegenc_clk_src0)nominal4okqcom,jpegdma@0xac52000;!qcom,cam_jpeg_dma Sjpegdma_hwc @/ jpegdma  /Kcamss-vdd1Zcamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkcamnoc_axi_clkjpegdma_clk_srcjpegdma_clk8""U ?>0:#F0Tjpegdma_clk_src0)nominal4okqcom,cam-fd !qcom,cam-fd2qcom,fd3m4okqcom,fd@ac5a000; !qcom,fd41Sfd_corefd_wrapperc Š Ű/fd  /Kcamss-vdd1lgcc_ahb_clkgcc_axi_clksoc_ahb_clkcpas_ahb_clkcamnoc_axi_clkfd_core_clk_srcfd_core_clkfd_core_uar_clk@""U 0Tfd_core_clk_src0)svssvs_l1turbo`0:ׄ :#F4okad-hoc-bus!qcom,msm-bus-deviceXcnpPN88tbbbSaggre1_noc-baseaggre2_noc-baseconfig_noc-basedc_noc-basegladiator_noc-basemc_virt-basemem_noc-basemmss_noc-basesystem_noc-baseipa_virt-basecamnoc_virt-base,apps_rscdisp_rsc%+rsc-apps3t@ 5apps_rsc3|3rsc-disp3tA 5disp_rsc3|3bcm-acv3t}5ACV3ACV33FFbcm-alc3t~5ALC3ALC33..bcm-mc03tX5MC03MC033EEbcm-sh03t[5SH03SH033IIbcm-mm03tc5MM03MM033OObcm-sh13t\5SH13SH133GGbcm-mm13td5MM13MM133bcm-sh23t]5SH23SH233KKbcm-mm23te5MM23MM233MMbcm-sh33t^5SH33SH333bcm-mm33tf5MM33MM333bcm-sh43t_5SH43SH433bcm-sh53t`5SH53SH533bcm-sn03tj5SN03SN033VVbcm-ce03tz5CE03CE033bcm-ip03t{5IP03IP033DDbcm-cn03t|5CN03CN033bcm-qup03t5QUP03QUP033bcm-sn13tk5SN13SN133WWbcm-sn23tl5SN23SN233TTbcm-sn33tm5SN33SN333RRbcm-sn43tn5SN43SN433--bcm-sn53to5SN53SN533ZZbcm-sn63tp5SN63SN633PPbcm-sn73tq5SN73SN733XXbcm-sn83tr5SN83SN833YYbcm-sn93ts5SN93SN933$$bcm-sn113tu5SN113SN1133((bcm-sn123tv5SN123SN1233))bcm-sn143tx5SN143SN1433++bcm-sn153ty5SN153SN1533**bcm-mc0_display3tix 5MC0_DISPLAY3MC033[[bcm-sh0_display3tiy 5SH0_DISPLAY3SH033]]bcm-mm0_display3tiz 5MM0_DISPLAY3MM033aabcm-mm1_display3ti{ 5MM1_DISPLAY3MM13355bcm-mm2_display3ti| 5MM2_DISPLAY3MM233__bcm-mm3_display3ti} 5MM3_DISPLAY3MM33377fab-aggre1_noc3t5fab-aggre1_noc33aggre1_noc-base33@3fab-aggre2_noc3t5fab-aggre2_noc33aggre2_noc-base33@3fab-camnoc_virt3t 5fab-camnoc_virt33camnoc_virt-base4fab-config_noc3t5fab-config_noc33config_noc-base43fab-dc_noc3t 5fab-dc_noc3 3dc_noc-base43fab-gladiator_noc3t5fab-gladiator_noc33gladiator_noc-base43  fab-ipa_virt3t  5fab-ipa_virt33ipa_virt-base4  fab-mc_virt3t 5fab-mc_virt3 3mc_virt-base4fab-mem_noc3t 5fab-mem_noc3 3mem_noc-base333fab-mmss_noc3t 5fab-mmss_noc33mmss_noc-base333fab-system_noc3t5fab-system_noc33system_noc-base333fab-mc_virt_display3te5fab-mc_virt_display3 3mc_virt-base400fab-mem_noc_display3te5fab-mem_noc_display3 3mem_noc-base334322fab-mmss_noc_display3te5fab-mmss_noc_display33mmss_noc-base4344mas-qhm-a1noc-cfg3ty5mas-qhm-a1noc-cfg44'464G;;mas-qhm-qup13tV 5mas-qhm-qup144'464G4Tmas-qhm-tsif3tR 5mas-qhm-tsif44'464Gmas-xm-sdc23tQ 5mas-xm-sdc244'4^464G4i4wmas-xm-sdc43tP 5mas-xm-sdc444'4^464G4i4wmas-xm-ufs-card3tz5mas-xm-ufs-card44'4^464G4i4wmas-xm-ufs-mem3t{5mas-xm-ufs-mem44'4^464G4i4wmas-xm-pcie-03t-5mas-xm-pcie-044'4^464G4i4wmas-qhm-a2noc-cfg3t|5mas-qhm-a2noc-cfg44'464G<<mas-qhm-qdss-bam3t55mas-qhm-qdss-bam44'464Gmas-qhm-qup23tT 5mas-qhm-qup244'464G4Tmas-qnm-cnoc3tv 5mas-qnm-cnoc44'4^464G4i4w@@mas-qxm-crypto3t}5mas-qxm-crypto44'4^464G4T4i4wmas-qxm-ipa3tZ 5mas-qxm-ipa44'4^464G4i4w4 4{mas-xm-pcie3-13td5mas-xm-pcie3-144'4^464G4i4wmas-xm-qdss-etr3t<5mas-xm-qdss-etr44'4^464G4i4wmas-xm-usb3-03t=5mas-xm-usb3-044'4^ 464G4i4wqcom,node-qos-clks"clk-usb3-prim-axi-no-ratemas-xm-usb3-13te5mas-xm-usb3-144'4^ 464G4i4wqcom,node-qos-clks"clk-usb3-sec-axi-no-ratemas-qxm-camnoc-hf0-uncomp3t5mas-qxm-camnoc-hf0-uncomp4 4'464G4Tmas-qxm-camnoc-hf1-uncomp3t5mas-qxm-camnoc-hf1-uncomp4 4'464G4Tmas-qxm-camnoc-sf-uncomp3t5mas-qxm-camnoc-sf-uncomp4 4'464G4Tmas-qhm-spdm3t$ 5mas-qhm-spdm44'464G4Tmas-qnm-snoc3t'3 5mas-qnm-snoc44'464G4TQQmas-qhm-cnoc3t~ 5mas-qhm-cnoc44'464G==mas-acm-l33t 5mas-acm-l344' 46 4G mas-pm-gnoc-cfg3t5mas-pm-gnoc-cfg44'464G mas-ipa-core-master3t5mas-ipa-core-master44'46 4G mas-llcc-mc3t 5mas-llcc-mc44'46 4GHHmas-acm-tcu3th 5mas-acm-tcu44'4^ 464G4T4i4wmas-qhm-memnoc-cfg3t5mas-qhm-memnoc-cfg44'464GAAmas-qnm-apps3t 5mas-qnm-apps4 4'4^464G4T4i4wCCmas-qnm-mnoc-hf3t5mas-qnm-mnoc-hf4 4'4^464G4i4w4 4dNNmas-qnm-mnoc-sf3t5mas-qnm-mnoc-sf4 4'4^ 464G4i4w4 4dLLmas-qnm-snoc-gc3t5mas-qnm-snoc-gc44'4^464G4i4w4SSmas-qnm-snoc-sf3t5mas-qnm-snoc-sf44'4^ 464G4i4w4UUmas-qxm-gpu3t 5mas-qxm-gpu4 4'4^  464G4i4wmas-qhm-mnoc-cfg3tg5mas-qhm-mnoc-cfg44'464G>>mas-qxm-camnoc-hf03t5mas-qxm-camnoc-hf04 4'4^464G4T4i4w4 4dmas-qxm-camnoc-hf13t5mas-qxm-camnoc-hf14 4'4^464G4T4i4w4 4dmas-qxm-camnoc-sf3t5mas-qxm-camnoc-sf4 4'4^464G4T4i4w4 4dmas-qxm-mdp03t 5mas-qxm-mdp04 4'4^464G4T4i4w4 4dmas-qxm-mdp13t 5mas-qxm-mdp14 4'4^464G4T4i4w4 4dmas-qxm-rot3t 5mas-qxm-rot4 4'4^464G4T4i4w4 4dmas-qxm-venus03t?5mas-qxm-venus04 4'4^464G4T4i4w4 4dmas-qxm-venus13t@5mas-qxm-venus14 4'4^464G4T4i4w4 4dmas-qxm-venus-arm93t5mas-qxm-venus-arm944'4^464G4T4i4w4 4dmas-qhm-snoc-cfg3t65mas-qhm-snoc-cfg44'464G??mas-qnm-aggre1-noc3t'O5mas-qnm-aggre1-noc44'46 !"#4G4T$88mas-qnm-aggre2-noc3t'P5mas-qnm-aggre2-noc44'$46% !"&'#4G4T(::mas-qnm-gladiator-sodv3t5mas-qnm-gladiator-sodv44' 46% !"&'#4G4T)BBmas-qnm-memnoc3t5mas-qnm-memnoc44'46 !"#4G4T*JJmas-qnm-pcie-anoc3t5mas-qnm-pcie-anoc44'46 !"#4G4T+99mas-qxm-pimem3t5mas-qxm-pimem44'4^46 ,4G4T-4i4wmas-xm-gic3t 5mas-xm-gic44'4^46 ,4G4T)4i4wmas-alc3t5mas-alc44'4G4T.mas-llcc-mc_display3tN 5mas-llcc-mc_display44'46/4G0\\mas-qnm-mnoc-hf_display3tN!5mas-qnm-mnoc-hf_display4 4'4^4614G2``mas-qnm-mnoc-sf_display3tN"5mas-qnm-mnoc-sf_display4 4'4^4614G2^^mas-qxm-mdp0_display3tN#5mas-qxm-mdp0_display4 4'4^4634G44T5mas-qxm-mdp1_display3tN$5mas-qxm-mdp1_display4 4'4^4634G44T5mas-qxm-rot_display3tN%5mas-qxm-rot_display4 4'4^4664G44T7slv-qns-a1noc-snoc3t'N5slv-qns-a1noc-snoc44'4G468slv-srvc-aggre1-noc3t5slv-srvc-aggre1-noc44'4G4T$slv-qns-pcie-a1noc-snoc3t'T5slv-qns-pcie-a1noc-snoc44'4G469slv-qns-a2noc-snoc3t'Q5slv-qns-a2noc-snoc44'4G46:slv-qns-pcie-snoc3t5slv-qns-pcie-snoc44'4G469slv-srvc-aggre2-noc3t5slv-srvc-aggre2-noc44'4G4T(slv-qns-camnoc-uncomp3t 5slv-qns-camnoc-uncomp4 4'4Gslv-qhs-a1-noc-cfg3t5slv-qhs-a1-noc-cfg44'4G46;4Tslv-qhs-a2-noc-cfg3t5slv-qhs-a2-noc-cfg44'4G46<4Tslv-qhs-aop3t 5slv-qhs-aop44'4G4Tslv-qhs-aoss3t 5slv-qhs-aoss44'4G4Tslv-qhs-camera-cfg3tM5slv-qhs-camera-cfg44'4G4Tslv-qhs-clk-ctl3tl5slv-qhs-clk-ctl44'4G4Tslv-qhs-compute-dsp-cfg3t5slv-qhs-compute-dsp-cfg44'4G4Tslv-qhs-cpr-cx3t5slv-qhs-cpr-cx44'4G4Tslv-qhs-crypto0-cfg3tq5slv-qhs-crypto0-cfg44'4G4Tslv-qhs-dcc-cfg3t5slv-qhs-dcc-cfg44'4G46=4Tslv-qhs-ddrss-cfg3t5slv-qhs-ddrss-cfg44'4G4Tslv-qhs-display-cfg3tN5slv-qhs-display-cfg44'4G4Tslv-qhs-glm3t 5slv-qhs-glm44'4G4Tslv-qhs-gpuss-cfg3tV5slv-qhs-gpuss-cfg44'4G4Tslv-qhs-imem-cfg3ts5slv-qhs-imem-cfg44'4G4Tslv-qhs-ipa3t 5slv-qhs-ipa44'4G4Tslv-qhs-mnoc-cfg3t5slv-qhs-mnoc-cfg44'4G46>4Tslv-qhs-pcie0-cfg3t5slv-qhs-pcie0-cfg44'4G4Tslv-qhs-pcie-gen3-cfg3t5slv-qhs-pcie-gen3-cfg44'4G4Tslv-qhs-pdm3tg 5slv-qhs-pdm44'4G4Tslv-qhs-phy-refgen-south3t5slv-qhs-phy-refgen-south44'4G4Tslv-qhs-pimem-cfg3t5slv-qhs-pimem-cfg44'4G4Tslv-qhs-prng3tj 5slv-qhs-prng44'4G4Tslv-qhs-qdss-cfg3t{5slv-qhs-qdss-cfg44'4G4Tslv-qhs-qupv3-north3tc5slv-qhs-qupv3-north44'4G4Tslv-qhs-qupv3-south3te5slv-qhs-qupv3-south44'4G4Tslv-qhs-sdc23t` 5slv-qhs-sdc244'4G4Tslv-qhs-sdc43ta 5slv-qhs-sdc444'4G4Tslv-qhs-snoc-cfg3t5slv-qhs-snoc-cfg44'4G46?4Tslv-qhs-spdm3ty 5slv-qhs-spdm44'4G4Tslv-qhs-spss-cfg3t5slv-qhs-spss-cfg44'4G4Tslv-qhs-tcsr3to 5slv-qhs-tcsr44'4G4Tslv-qhs-tlmm-north3t5slv-qhs-tlmm-north44'4G4Tslv-qhs-tlmm-south3t5slv-qhs-tlmm-south44'4G4Tslv-qhs-tsif3t? 5slv-qhs-tsif44'4G4Tslv-qhs-ufs-card-cfg3t5slv-qhs-ufs-card-cfg44'4G4Tslv-qhs-ufs-mem-cfg3t5slv-qhs-ufs-mem-cfg44'4G4Tslv-qhs-usb3-03tG5slv-qhs-usb3-044'4G4Tslv-qhs-usb3-13t5slv-qhs-usb3-144'4G4Tslv-qhs-venus-cfg3tT5slv-qhs-venus-cfg44'4G4Tslv-qhs-vsense-ctrl-cfg3t5slv-qhs-vsense-ctrl-cfg44'4G4Tslv-qns-cnoc-a2noc3t5slv-qns-cnoc-a2noc44'4G46@4Tslv-srvc-cnoc3t5slv-srvc-cnoc44'4G4Tslv-qhs-llcc3t 5slv-qhs-llcc44'4Gslv-qhs-memnoc3t5slv-qhs-memnoc44'4G46Aslv-qns-gladiator-sodv3t5slv-qns-gladiator-sodv44'4G 46Bslv-qns-gnoc-memnoc3t5slv-qns-gnoc-memnoc4 4'4G 46C  slv-srvc-gnoc3t5slv-srvc-gnoc44'4G slv-ipa-core-slave3t 5slv-ipa-core-slave44'4G 4TD  slv-ebi3t5slv-ebi44'4G4TEF  slv-qhs-mdsp-ms-mpu-cfg3t5slv-qhs-mdsp-ms-mpu-cfg44'4Gslv-qns-apps-io3t5slv-qns-apps-io4 4'4G4TGslv-qns-llcc3t 5slv-qns-llcc44'4G46H4TIslv-qns-memnoc-snoc3t5slv-qns-memnoc-snoc44'4G46J4TKslv-srvc-memnoc3t5slv-srvc-memnoc44'4Gslv-qns2-mem-noc3t5slv-qns2-mem-noc4 4'4G46L4TMslv-qns-mem-noc-hf3t5slv-qns-mem-noc-hf4 4'4G46N4TOslv-srvc-mnoc3t[5slv-srvc-mnoc44'4Gslv-qhs-apss3t 5slv-qhs-apss44'4G4TP!!slv-qns-cnoc3t'4 5slv-qns-cnoc44'4G46Q4TR""slv-qns-memnoc-gc3t5slv-qns-memnoc-gc44'4G46S4TT,,slv-qns-memnoc-sf3t5slv-qns-memnoc-sf44'4G46U4TVslv-qxs-imem3tI 5slv-qxs-imem44'4G4TW  slv-qxs-pcie3t 5slv-qxs-pcie44'4G4TX&&slv-qxs-pcie-gen33t5slv-qxs-pcie-gen344'4G4TY%%slv-qxs-pimem3t5slv-qxs-pimem44'4Gslv-srvc-snoc3tK5slv-srvc-snoc44'4G4TPslv-xs-qdss-stm3tL5slv-xs-qdss-stm44'4G4TZ##slv-xs-sys-tcu-cfg3t5slv-xs-sys-tcu-cfg44'4G4TP''slv-ebi_display3tP 5slv-ebi_display44'4G04T[//slv-qns-llcc_display3tP!5slv-qns-llcc_display44'4G246\4T]11slv-qns2-mem-noc_display3tP"5slv-qns2-mem-noc_display4 4'4G446^4T_66slv-qns-mem-noc-hf_display3tP#5slv-qns-mem-noc-hf_display4 4'4G446`4Ta33qcom,vidc@aa00000!qcom,msm-vidcqcom,sdm845-vidc4okc  vidsc0vidsc1--44b4cKcore_clkiface_clkbus_clkcore0_clkcore0_bus_clkcore1_clkcore1_bus_clk8  K7core_clkiface_clkbus_clkcore0_clkcore0_bus_clkcore1_clkcore1_bus_clk44 fv@bus_cnoc!qcom,msm-vidc,bus5cnoc55'T 56performance5Hvenus_bus_ddr!qcom,msm-vidc,bus 5venus-ddr5?5' 56msm-vidc-ddr5H3`arm9_bus_ddr!qcom,msm-vidc,bus5venus-arm9-ddr5?5' 56performance5Hvenus_bus_llcc!qcom,msm-vidc,bus 5venus-llcc5?5'56msm-vidc-llcc5HBhnon_secure_cb!qcom,msm-vidc,context-bank 5venus_ns))5\5iposecure_bitstream_cb!qcom,msm-vidc,context-bank5venus_sec_bitstream))5\A5iK% qsecure_pixel_cb!qcom,msm-vidc,context-bank5venus_sec_pixel )5\5i%o qsecure_non_pixel_cb!qcom,msm-vidc,context-bank5venus_sec_non_pixel))5\5i$ qqcom,lpm-levels!qcom,lpm-levelsqcom,pm-cluster@0c5L35{55qcom,pm-cluster-level@0c5l3-wfi553555cqcom,pm-cluster-level@1c 5llcc-off5 $55l5= 56 66-qcom,pm-cpu@0556=6M6Z6qqcom,pm-cpu-level@0c5wfi6z5+55'5dqcom,pm-cpu-level@1c5pc6z55d5566qcom,pm-cpu-level@2c5rail-pc6z55I5 5X66qcom,pm-cpu@1556=d6Md6Z6qqcom,pm-cpu-level@0c5wfi6z5+555Sqcom,pm-cpu-level@1c5pc6z5m55a5u66qcom,pm-cpu-level@2c5rail-pc6z5%55566qcom,rpm-stats@c300000!qcom,rpm-statsc 0 ?Sphys_addr_baseoffset_addrqcom,rpmh-master-stats@b221200!qcom,rpmh-master-stats-v1c "`6pinctrl@03400000!qcom,sdm845-pinctrl-v2c@`Spinctrl_regsspi_cfg_regs @P\q844ufs_dev_reset_assertconfig )ufs_reset66^ufs_dev_reset_deassertconfig )ufs_reset666flash_led3_frontflash_led3_front_enmux)gpio21.gpioconfig)gpio21666flash_led3_front_dismux)gpio21.gpioconfig)gpio216^6flash_led3_irisflash_led3_iris_enmux)gpio23.gpioconfig)gpio23666flash_led3_iris_dismux)gpio23.gpioconfig)gpio236^6wcd9xxx_intrwcd_intr_defaultmux)gpio54.gpioconfig)gpio54667storage_cdmux)gpio126.gpioconfig)gpio126D6sdc2_clk_onconfig )sdc2_clk66sdc2_clk_offconfig )sdc2_clk66sdc2_clk_ds_400KHzconfig )sdc2_clk66sdc2_clk_ds_50MHzconfig )sdc2_clk66sdc2_clk_ds_100MHzconfig )sdc2_clk66sdc2_clk_ds_200MHzconfig )sdc2_clk66sdc2_cmd_onconfig )sdc2_cmdD6 sdc2_cmd_offconfig )sdc2_cmdD6sdc2_cmd_ds_400KHzconfig )sdc2_cmdD6 sdc2_cmd_ds_50MHzconfig )sdc2_cmdD6 sdc2_cmd_ds_100MHzconfig )sdc2_cmdD6 sdc2_cmd_ds_200MHzconfig )sdc2_cmdD6 sdc2_data_onconfig )sdc2_dataD6 sdc2_data_offconfig )sdc2_dataD6sdc2_data_ds_400KHzconfig )sdc2_dataD6 sdc2_data_ds_50MHzconfig )sdc2_dataD6 sdc2_data_ds_100MHzconfig )sdc2_dataD6 sdc2_data_ds_200MHzconfig )sdc2_dataD6 pcie0pcie0_clkreq_defaultddmux)gpio36.pci_e0config)gpio366Dpcie0_perst_defaulteemux)gpio35.gpioconfig)gpio3566pcie0_wake_defaultffmux)gpio37.gpioconfig)gpio376Dpcie1pcie1_clkreq_defaultiimux)gpio103.pci_e1config)gpio1036Dpcie1_perst_defaultjjmux)gpio102.gpioconfig)gpio10266pcie1_wake_defaultkkmux)gpio104.gpioconfig)gpio10466cdc_reset_ctrlcdc_reset_sleepmux)gpio64.gpioconfig)gpio6466^cdc_reset_activemux)gpio64.gpioconfig)gpio64666spkr_i2s_clk_pinspkr_i2s_clk_sleepmux)gpio69 .spkr_i2sconfig)gpio6966spkr_i2s_clk_activemux)gpio69 .spkr_i2sconfig)gpio6966wcd_gnd_mic_swapwcd_gnd_mic_swap_idlemux)gpio51.gpioconfig)gpio5166^wcd_gnd_mic_swap_activemux)gpio51.gpioconfig)gpio51666wcd_usbc_analog_en1wcd_usbc_ana_en1_idlemux)gpio49.gpioconfig)gpio4966^wcd_usbc_ana_en1_activemux)gpio49.gpioconfig)gpio49666wcd_usbc_analog_en2wcd_usbc_ana_en2_idlemux)gpio51.gpioconfig)gpio5166^wcd_usbc_ana_en2_activemux)gpio51.gpioconfig)gpio51666pri_aux_pcm_clkpri_aux_pcm_clk_sleepmux)gpio65.gpioconfig)gpio65667pri_aux_pcm_clk_activemux)gpio65 .pri_mi2sconfig)gpio65666pri_aux_pcm_syncpri_aux_pcm_sync_sleep  mux)gpio66.gpioconfig)gpio66667pri_aux_pcm_sync_active  mux)gpio66 .pri_mi2s_wsconfig)gpio66666pri_aux_pcm_dinpri_aux_pcm_din_sleep  mux)gpio67.gpioconfig)gpio67667pri_aux_pcm_din_active  mux)gpio67 .pri_mi2sconfig)gpio6766pri_aux_pcm_doutpri_aux_pcm_dout_sleep  mux)gpio68.gpioconfig)gpio68667pri_aux_pcm_dout_activemux)gpio68 .pri_mi2sconfig)gpio6866pmx_sdesde_dsi_activemux )gpio6gpio52.gpioconfig )gpio6gpio5266sde_dsi_suspendmux )gpio6gpio52.gpioconfig )gpio6gpio5266pmx_sde_tesde_te_activemux)gpio10 .mdp_vsyncconfig)gpio1066sde_te_suspendmux)gpio10 .mdp_vsyncconfig)gpio1066sde_dp_aux_activemux)gpio43gpio51.gpioconfig)gpio43gpio5166sde_dp_aux_suspendmux)gpio43gpio51.gpioconfig)gpio43gpio5166sde_dp_usbplug_cc_activemux)gpio38.gpioconfig)gpio3866sde_dp_usbplug_cc_suspendmux)gpio38.gpioconfig)gpio3866pmx_ts_int_activets_int_activemux)gpio122.gpioconfig)gpio1226Dpmx_ts_int_suspendts_int_suspend1mux)gpio122.gpioconfig)gpio12266pmx_ts_reset_activets_reset_activemux)gpio99.gpioconfig)gpio996Dpmx_ts_reset_suspendts_reset_suspend1mux)gpio99.gpioconfig)gpio9966pmx_ts_releasets_releasemux)gpio122gpio99.gpioconfig)gpio122gpio9966ts_muxts_activemux)gpio99gpio122.gpioconfig)gpio99gpio1226Dts_reset_suspendmux)gpio99.gpioconfig)gpio9966ts_int_suspendmux)gpio122.gpioconfig)gpio12266sec_aux_pcmsec_aux_pcm_sleep  mux)gpio80gpio81.gpioconfig)gpio80gpio81667sec_aux_pcm_active!!mux)gpio80gpio81 .sec_mi2sconfig)gpio80gpio8166sec_aux_pcm_dinsec_aux_pcm_din_sleep""mux)gpio82.gpioconfig)gpio82667sec_aux_pcm_din_active##mux)gpio82 .sec_mi2sconfig)gpio8266sec_aux_pcm_doutsec_aux_pcm_dout_sleep$$mux)gpio83.gpioconfig)gpio83667sec_aux_pcm_dout_active%%mux)gpio83 .sec_mi2sconfig)gpio8366tert_aux_pcmtert_aux_pcm_sleep&&mux)gpio75gpio76.gpioconfig)gpio75gpio76667tert_aux_pcm_active''mux)gpio75gpio76 .ter_mi2sconfig)gpio75gpio76666tert_aux_pcm_dintert_aux_pcm_din_sleep((mux)gpio77.gpioconfig)gpio77667tert_aux_pcm_din_active))mux)gpio77 .ter_mi2sconfig)gpio7766tert_aux_pcm_douttert_aux_pcm_dout_sleep**mux)gpio78.gpioconfig)gpio78667tert_aux_pcm_dout_active++mux)gpio78 .ter_mi2sconfig)gpio7866quat_aux_pcmquat_aux_pcm_sleep,,mux)gpio58gpio59.gpioconfig)gpio58gpio59667quat_aux_pcm_active--mux)gpio58gpio59 .qua_mi2sconfig)gpio58gpio59666quat_aux_pcm_dinquat_aux_pcm_din_sleep..mux)gpio60.gpioconfig)gpio60667quat_aux_pcm_din_active//mux)gpio60 .qua_mi2sconfig)gpio6066quat_aux_pcm_doutquat_aux_pcm_dout_sleep00mux)gpio61.gpioconfig)gpio61667quat_aux_pcm_dout_active11mux)gpio61 .qua_mi2sconfig)gpio6166pri_mi2s_mclkpri_mi2s_mclk_sleep22mux)gpio64.gpioconfig)gpio64667pri_mi2s_mclk_active33mux)gpio64 .pri_mi2sconfig)gpio64666pri_mi2s_sckpri_mi2s_sck_sleep44mux)gpio65.gpioconfig)gpio65667pri_mi2s_sck_active55mux)gpio65 .pri_mi2sconfig)gpio65666pri_mi2s_wspri_mi2s_ws_sleep66mux)gpio66.gpioconfig)gpio66667pri_mi2s_ws_active77mux)gpio66 .pri_mi2s_wsconfig)gpio66666pri_mi2s_sd0pri_mi2s_sd0_sleep88mux)gpio67.gpioconfig)gpio67667pri_mi2s_sd0_active99mux)gpio67 .pri_mi2sconfig)gpio6766pri_mi2s_sd1pri_mi2s_sd1_sleep::mux)gpio68.gpioconfig)gpio68667pri_mi2s_sd1_active;;mux)gpio68 .pri_mi2sconfig)gpio6866sec_mi2s_mclksec_mi2s_mclk_sleep<<mux)gpio79.gpioconfig)gpio79667sec_mi2s_mclk_active==mux)gpio79 .sec_mi2sconfig)gpio7966sec_mi2ssec_mi2s_sleep>>mux)gpio80gpio81.gpioconfig)gpio80gpio81667sec_mi2s_active??mux)gpio80gpio81 .sec_mi2sconfig)gpio80gpio8166sec_mi2s_sd0sec_mi2s_sd0_sleep@@mux)gpio82.gpioconfig)gpio82667sec_mi2s_sd0_activeAAmux)gpio82 .sec_mi2sconfig)gpio8266sec_mi2s_sd1sec_mi2s_sd1_sleepBBmux)gpio83.gpioconfig)gpio83667sec_mi2s_sd1_activeCCmux)gpio83 .sec_mi2sconfig)gpio8366tert_mi2s_mclktert_mi2s_mclk_sleepDDmux)gpio74.gpioconfig)gpio74667tert_mi2s_mclk_activeEEmux)gpio74 .ter_mi2sconfig)gpio7466tert_mi2stert_mi2s_sleepFFmux)gpio75gpio76.gpioconfig)gpio75gpio76667tert_mi2s_activeGGmux)gpio75gpio76 .ter_mi2sconfig)gpio75gpio76666tert_mi2s_sd0tert_mi2s_sd0_sleepHHmux)gpio77.gpioconfig)gpio77667tert_mi2s_sd0_activeIImux)gpio77 .ter_mi2sconfig)gpio7766tert_mi2s_sd1tert_mi2s_sd1_sleepJJmux)gpio78.gpioconfig)gpio78667tert_mi2s_sd1_activeKKmux)gpio78 .ter_mi2sconfig)gpio7866quat_mi2s_mclkquat_mi2s_mclk_sleepLLmux)gpio57.gpioconfig)gpio57667quat_mi2s_mclk_activeMMmux)gpio57 .qua_mi2sconfig)gpio5766quat_mi2squat_mi2s_sleepNNmux)gpio58gpio59.gpioconfig)gpio58gpio59667quat_mi2s_activeOOmux)gpio58gpio59 .qua_mi2sconfig)gpio58gpio59666quat_mi2s_sd0quat_mi2s_sd0_sleepPPmux)gpio60.gpioconfig)gpio60667quat_mi2s_sd0_activeQQmux)gpio60 .qua_mi2sconfig)gpio6066quat_mi2s_sd1quat_mi2s_sd1_sleepRRmux)gpio61.gpioconfig)gpio61667quat_mi2s_sd1_activeSSmux)gpio61 .qua_mi2sconfig)gpio6166quat_mi2s_sd2quat_mi2s_sd2_sleepTTmux)gpio62.gpioconfig)gpio62667quat_mi2s_sd2_activeUUmux)gpio62 .qua_mi2sconfig)gpio6266quat_mi2s_sd3quat_mi2s_sd3_sleepVVmux)gpio63.gpioconfig)gpio63667quat_mi2s_sd3_activeWWmux)gpio63 .qua_mi2sconfig)gpio6366quat_tdmquat_tdm_sleepXXmux)gpio58gpio59 .qua_mi2sconfig)gpio58gpio5966quat_tdm_activeYYmux)gpio58gpio59 .qua_mi2sconfig)gpio58gpio5966quat_tdm_doutquat_tdm_dout_sleepZZmux)gpio61 .qua_mi2sconfig)gpio6166quat_tdm_dout_active[[mux)gpio61 .qua_mi2sconfig)gpio6166quat_tdm_dinquat_tdm_din_sleep\\mux)gpio60 .qua_mi2sconfig)gpio6066quat_tdm_din_active]]mux)gpio60 .qua_mi2sconfig)gpio6066qupv3_se0_i2c_pins^^qupv3_se0_i2c_active99mux )gpio0gpio1.qup0config )gpio0gpio166qupv3_se0_i2c_sleep::mux )gpio0gpio1.gpioconfig )gpio0gpio16Dqupv3_se0_spi_pins__qupv3_se0_spi_activeIImux)gpio0gpio1gpio2gpio3.qup0config)gpio0gpio1gpio2gpio366qupv3_se0_spi_sleepJJmux)gpio0gpio1gpio2gpio3.gpioconfig)gpio0gpio1gpio2gpio366qupv3_se1_i2c_pins``qupv3_se1_i2c_active;;mux)gpio17gpio18.qup1config)gpio17gpio1866qupv3_se1_i2c_sleep<<mux)gpio17gpio18.gpioconfig)gpio17gpio186Dqupv3_se1_spi_pinsaaqupv3_se1_spi_activeKKmux)gpio17gpio18gpio19gpio20.qup1config)gpio17gpio18gpio19gpio2066qupv3_se1_spi_sleepLLmux)gpio17gpio18gpio19gpio20.gpioconfig)gpio17gpio18gpio19gpio2066qupv3_se2_i2c_pinsbbqupv3_se2_i2c_active==mux)gpio27gpio28.qup2config)gpio27gpio2866qupv3_se2_i2c_sleep>>mux)gpio27gpio28.gpioconfig)gpio27gpio286Dqupv3_se2_spi_pinsccqupv3_se2_spi_activeMMmux)gpio27gpio28gpio29gpio30.qup2config)gpio27gpio28gpio29gpio3066qupv3_se2_spi_sleepNNmux)gpio27gpio28gpio29gpio30.gpioconfig)gpio27gpio28gpio29gpio3066qupv3_se3_i2c_pinsddqupv3_se3_i2c_active??mux)gpio41gpio42.qup3config)gpio41gpio4266qupv3_se3_i2c_sleep@@mux)gpio41gpio42.gpioconfig)gpio41gpio426Dqupv3_se3_2uart_pinseequpv3_se3_2uart_activeYYmux)gpio43gpio44.qup3config)gpio43gpio4466qupv3_se3_2uart_sleepZZmux)gpio43gpio44.gpioconfig)gpio43gpio4466nfcnfc_int_activeffmux)gpio63.gpioconfig)gpio636Dnfc_int_suspendggmux)gpio63.gpioconfig)gpio636Dnfc_enable_activehhmux)gpio12gpio62gpio116.gpioconfig)gpio12gpio62gpio1166Dnfc_enable_suspendiimux)gpio12gpio62gpio116.gpioconfig)gpio12gpio62gpio11666qupv3_se3_spi_pinsjjqupv3_se3_spi_activeOOmux)gpio41gpio42gpio43gpio44.qup3config)gpio41gpio42gpio43gpio4466qupv3_se3_spi_sleepPPmux)gpio41gpio42gpio43gpio44.gpioconfig)gpio41gpio42gpio43gpio4466qupv3_se4_i2c_pinskkqupv3_se4_i2c_activeAAmux)gpio89gpio90.qup4config)gpio89gpio9066qupv3_se4_i2c_sleepBBmux)gpio89gpio90.gpioconfig)gpio89gpio906Dqupv3_se4_spi_pinsllqupv3_se4_spi_activeQQmux)gpio89gpio90gpio91gpio92.qup4config)gpio89gpio90gpio91gpio9266qupv3_se4_spi_sleepRRmux)gpio89gpio90gpio91gpio92.gpioconfig)gpio89gpio90gpio91gpio9266qupv3_se5_i2c_pinsmmqupv3_se5_i2c_activeCCmux)gpio85gpio86.qup5config)gpio85gpio8666qupv3_se5_i2c_sleepDDmux)gpio85gpio86.gpioconfig)gpio85gpio866Dqupv3_se5_spi_pinsnnqupv3_se5_spi_activeSSmux)gpio85gpio86gpio87gpio88.qup5config)gpio85gpio86gpio87gpio8866qupv3_se5_spi_sleepTTmux)gpio85gpio86gpio87gpio88.gpioconfig)gpio85gpio86gpio87gpio8866qupv3_se6_i2c_pinsooqupv3_se6_i2c_activeEEmux)gpio45gpio46.qup6config)gpio45gpio4666qupv3_se6_i2c_sleepFFmux)gpio45gpio46.gpioconfig)gpio45gpio466Dqupv3_se6_4uart_pinsppqupv3_se6_ctsrx11mux)gpio45gpio48.qup6config)gpio45gpio4866qupv3_se6_rts22mux)gpio46.qup6config)gpio4666qupv3_se6_tx33mux)gpio47.qup6config)gpio476Dqupv3_se6_spi_pinsqqqupv3_se6_spi_activeUUmux)gpio45gpio46gpio47gpio48.qup6config)gpio45gpio46gpio47gpio4866qupv3_se6_spi_sleepVVmux)gpio45gpio46gpio47gpio48.gpioconfig)gpio45gpio46gpio47gpio4866qupv3_se7_i2c_pinsrrqupv3_se7_i2c_activeGGmux)gpio93gpio94.qup7config)gpio93gpio9466qupv3_se7_i2c_sleepHHmux)gpio93gpio94.gpioconfig)gpio93gpio946Dqupv3_se7_4uart_pinsssqupv3_se7_4uart_active66mux)gpio93gpio94gpio95gpio96.qup7config)gpio93gpio94gpio95gpio9666qupv3_se7_4uart_sleep77mux)gpio93gpio94gpio95gpio96.gpioconfig)gpio93gpio94gpio95gpio9666qupv3_se7_spi_pinsttqupv3_se7_spi_activeWWmux)gpio93gpio94gpio95gpio96.qup7config)gpio93gpio94gpio95gpio9666qupv3_se7_spi_sleepXXmux)gpio93gpio94gpio95gpio96.gpioconfig)gpio93gpio94gpio95gpio9666qupv3_se8_i2c_pinsuuqupv3_se8_i2c_activeaamux)gpio65gpio66.qup8config)gpio65gpio6666qupv3_se8_i2c_sleepbbmux)gpio65gpio66.gpioconfig)gpio65gpio666Dqupv3_se8_spi_pinsvvqupv3_se8_spi_activeqqmux)gpio65gpio66gpio67gpio68.qup8config)gpio65gpio66gpio67gpio6866qupv3_se8_spi_sleepwwmux)gpio65gpio66gpio67gpio68.gpioconfig)gpio65gpio66gpio67gpio6866qupv3_se9_i2c_pinsxxqupv3_se9_i2c_activeccmux )gpio6gpio7.qup9config )gpio6gpio766qupv3_se9_i2c_sleepddmux )gpio6gpio7.gpioconfig )gpio6gpio76Dqupv3_se9_2uart_pinsyyqupv3_se9_2uart_active[[mux )gpio4gpio5.qup9config )gpio4gpio566qupv3_se9_2uart_sleep\\mux )gpio4gpio5.gpioconfig )gpio4gpio566qupv3_se9_spi_pinszzqupv3_se9_spi_activerrmux)gpio4gpio5gpio6gpio7.qup9config)gpio4gpio5gpio6gpio766qupv3_se9_spi_sleepssmux)gpio4gpio5gpio6gpio7.gpioconfig)gpio4gpio5gpio6gpio766qupv3_se10_i2c_pins{{qupv3_se10_i2c_activeeemux)gpio55gpio56.qup10config)gpio55gpio5666qupv3_se10_i2c_sleepffmux)gpio55gpio56.gpioconfig)gpio55gpio566Dqupv3_se10_2uart_pins||qupv3_se10_2uart_active^^mux)gpio53gpio54.qup10config)gpio53gpio5466qupv3_se10_2uart_sleep__mux)gpio53gpio54.gpioconfig)gpio53gpio5466qupv3_se10_spi_pins}}qupv3_se10_spi_activettmux)gpio53gpio54gpio55gpio56.qup10config)gpio53gpio54gpio55gpio5666qupv3_se10_spi_sleepuumux)gpio53gpio54gpio55gpio56.gpioconfig)gpio53gpio54gpio55gpio5666qupv3_se11_i2c_pins~~qupv3_se11_i2c_activeggmux)gpio31gpio32.qup11config)gpio31gpio3266qupv3_se11_i2c_sleephhmux)gpio31gpio32.gpioconfig)gpio31gpio326Dqupv3_se11_spi_pinsqupv3_se11_spi_activevvmux)gpio31gpio32gpio33gpio34.qup11config)gpio31gpio32gpio33gpio3466qupv3_se11_spi_sleepwwmux)gpio31gpio32gpio33gpio34.gpioconfig)gpio31gpio32gpio33gpio3466qupv3_se12_i2c_pinsqupv3_se12_i2c_activeiimux)gpio49gpio50.qup12config)gpio49gpio5066qupv3_se12_i2c_sleepjjmux)gpio49gpio50.gpioconfig)gpio49gpio506Dqupv3_se12_spi_pinsqupv3_se12_spi_activexxmux)gpio49gpio50gpio51gpio52.qup12config)gpio49gpio50gpio51gpio5266qupv3_se12_spi_sleepyymux)gpio49gpio50gpio51gpio52.gpioconfig)gpio49gpio50gpio51gpio5266qupv3_se13_i2c_pinsqupv3_se13_i2c_activekkmux)gpio105gpio106.qup13config)gpio105gpio10666qupv3_se13_i2c_sleepllmux)gpio105gpio106.gpioconfig)gpio105gpio1066Dqupv3_se13_spi_pinsqupv3_se13_spi_activezzmux )gpio105gpio106gpio107gpio108.qup13config )gpio105gpio106gpio107gpio10866qupv3_se13_spi_sleep{{mux )gpio105gpio106gpio107gpio108.gpioconfig )gpio105gpio106gpio107gpio10866qupv3_se14_i2c_pinsqupv3_se14_i2c_activemmmux)gpio33gpio34.qup14config)gpio33gpio3466qupv3_se14_i2c_sleepnnmux)gpio33gpio34.gpioconfig)gpio33gpio346Dqupv3_se14_spi_pinsqupv3_se14_spi_active||mux)gpio31gpio32gpio33gpio34.qup14config)gpio31gpio32gpio33gpio3466qupv3_se14_spi_sleep}}mux)gpio31gpio32gpio33gpio34.gpioconfig)gpio31gpio32gpio33gpio3466qupv3_se15_i2c_pinsqupv3_se15_i2c_activeoomux)gpio81gpio82.qup15config)gpio81gpio8266qupv3_se15_i2c_sleepppmux)gpio81gpio82.gpioconfig)gpio81gpio826Dqupv3_se15_spi_pinsqupv3_se15_spi_active~~mux)gpio81gpio82gpio83gpio84.qup15config)gpio81gpio82gpio83gpio8466qupv3_se15_spi_sleepmux)gpio81gpio82gpio83gpio84.gpioconfig)gpio81gpio82gpio83gpio8466cci0_activemux)gpio17gpio18.cci_i2cconfig)gpio17gpio18D6cci0_suspendmux)gpio17gpio18.cci_i2cconfig)gpio17gpio1866cci1_activemux)gpio19gpio20.cci_i2cconfig)gpio19gpio20D6cci1_suspendmux)gpio19gpio20.cci_i2cconfig)gpio19gpio2066cam_sensor_fisheye_activemux)gpio76gpio75.gpioconfig)gpio76gpio7566cam_sensor_fisheye_suspendmux)gpio76gpio75.gpioconfig)gpio76gpio7566^cam_sensor_depth_activemux)gpio28gpio23gpio24.gpioconfig)gpio28gpio23gpio2466cam_sensor_depth_suspendmux)gpio28gpio23gpio24.gpioconfig)gpio28gpio23gpio2466max_rst_activemux)gpio31gpio77gpio78gpio32.gpioconfig)gpio31gpio77gpio78gpio3266max_rst_suspendmux)gpio31gpio77gpio78gpio32.gpioconfig)gpio31gpio77gpio78gpio3266max_6dof_activemux)gpio30gpio95gpio94.gpioconfig)gpio30gpio95gpio9466max_6dof_suspendmux)gpio30gpio95gpio94.gpioconfig)gpio30gpio95gpio9466cam_sensor_mclk0_activemux)gpio13 .cam_mclkconfig)gpio1366cam_sensor_mclk0_suspendmux)gpio13 .cam_mclkconfig)gpio1366cam_sensor_rear_activemux)gpio80gpio79.gpioconfig)gpio80gpio7966cam_sensor_rear_suspendmux)gpio80gpio79.gpioconfig)gpio80gpio7966^cam_sensor_mclk1_activemux)gpio14 .cam_mclkconfig)gpio1466cam_sensor_mclk1_suspendmux)gpio14 .cam_mclkconfig)gpio1466cam_sensor_mclk3_activemux)gpio16 .cam_mclkconfig)gpio1666cam_sensor_mclk3_suspendmux)gpio16 .cam_mclkconfig)gpio1666cam_sensor_front_activemux)gpio28.gpioconfig)gpio2866cam_sensor_front_suspendmux)gpio28.gpioconfig)gpio2866^cam_sensor_iris_activemux)gpio9.gpioconfig)gpio966cam_sensor_iris_suspendmux)gpio9.gpioconfig)gpio966^cam_sensor_mclk2_activemux)gpio15 .cam_mclkconfig)gpio1566cam_sensor_mclk2_suspendmux)gpio15 .cam_mclkconfig)gpio1566cam_sensor_rear2_activemux)gpio9.gpioconfig)gpio966cam_sensor_rear2_suspendmux)gpio9.gpioconfig)gpio966^cam_sensor_rear_vanamux)gpio8.gpioconfig)gpio866cam_res_mgr_activemux)gpio8.gpioconfig)gpio866cam_res_mgr_suspendmux)gpio8.gpioconfig)gpio866^trigout_amux)gpio90 .qdss_cticonfig)gpio9066tsif0_signals_activetsif1_clk)gpio89 .tsif1_clktsif1_en)gpio90 .tsif1_entsif1_data)gpio91 .tsif1_datasignals_cfg)gpio89gpio90gpio9166tsif0_sync_activetsif1_sync)gpio12 .tsif1_sync66tsif1_signals_active  tsif2_clk)gpio93 .tsif2_clktsif2_en)gpio94 .tsif2_entsif2_data)gpio95 .tsif2_datasignals_cfg)gpio93gpio94gpio9566tsif1_sync_active!!tsif2_sync)gpio96 .tsif2_sync66ap2mdmap2mdm_activemux)gpio21gpio23.gpioconfig)gpio21gpio2366ap2mdm_sleepmux)gpio21gpio23.gpioconfig)gpio21gpio2366mdm2apmdm2ap_activemux)gpio22gpio20.gpioconfig)gpio22gpio2066mdm2ap_sleepmux)gpio22gpio20.gpioconfig)gpio22gpio2066qcom,pcie@0x1c00000 !qcom,pci-msm;8c ``` `` `0#Sparfphydm_coreelbiconfiobars0 ` ` `0`08  !"#$%q7 7      !"#$%int_msiint_aint_bint_cint_dint_global_intmsi_0msi_1msi_2msi_3msi_4msi_5msi_6msi_7msi_8msi_9msi_10msi_11msi_12msi_13msi_14msi_15msi_16msi_17msi_18msi_19msi_20msi_21msi_22msi_23msi_24msi_25msi_26msi_27msi_28msi_29msi_30msi_31 7,480H\  ?dTH \8 <`hp683<@? @ $~(D` 4K qdYhY@Dq<@T,RT\` @  s  lDdefault def 7>4# 7I4%7Sg7c.7s/7 7OO] 7 m m] 7778 8 8- t8D8U8f@8y80888))))))))) ) ) ) ) ))) pcie0   -- X"0!"+"-"/"1"."2""<";pcie_0_pipe_clkpcie_0_ref_clk_srcpcie_0_aux_clkpcie_0_cfg_ahb_clkpcie_0_mstr_axi_clkpcie_0_slv_axi_clkpcie_0_ldopcie_0_slv_q2a_axi_clkpcie_tbu_clkpcie_phy_refgen_clkpcie_phy_aux_clk08$A""#Hpcie_0_core_resetpcie_0_phy_resetqcom,pcie@0x1c08000 !qcom,pci-msm;8c  @@ @@ @0#Sparfphydm_coreelbiconfiobars0 @ @ @0@08h  !"#$%q7 732      !"#$%int_msiint_aint_bint_cint_dint_global_intmsi_0msi_1msi_2msi_3msi_4msi_5msi_6msi_7msi_8msi_9msi_10msi_11msi_12msi_13msi_14msi_15msi_16msi_17msi_18msi_19msi_20msi_21msi_22msi_23msi_24msi_25msi_26msi_27msi_28msi_29msi_30msi_317,' 1$(,4L8TXlp x|466BhU U$(,0P?X?x0s$(",  `d:|/  11   %    $& ( 0 4 8 T `2 h l x p      \ > ? 0 4 8   *   <   `d:|/  11% $&(048 T`2hlxp  \>?048* < \?tPl,@Th  default ijk 7>4f 7I4h7Sl7c.7s/7 7OO] 7 m m] 778 8 8-8D8U8f@8y9888))))))))) )  )  )  )  ) )) pcie1   dd X"8!"3"5"7"9"6":""<";pcie_1_pipe_clkpcie_1_ref_clk_srcpcie_1_aux_clkpcie_1_cfg_ahb_clkpcie_1_mstr_axi_clkpcie_1_slv_axi_clkpcie_1_ldopcie_1_slv_q2a_axi_clkpcie_tbu_clkpcie_phy_refgen_clkpcie_phy_aux_clk08$A""#Hpcie_1_core_resetpcie_1_phy_resethhqcom,msm-pcm!qcom,msm-pcm-dsp9mmqcom,msm-pcm-routing!qcom,msm-pcm-routingwwqcom,msm-compr-dsp!qcom,msm-compr-dspxxqcom,msm-pcm-low-latency!qcom,msm-pcm-dsp99,9Eregularnnqcom,msm-ultra-low-latency!qcom,msm-pcm-dsp99,9Eultraooqcom,msm-pcm-dsp-noirq!qcom,msm-pcm-dsp-noirq9,9Eultrayyqcom,msm-compress-dsp!qcom,msm-compress-dspssqcom,msm-voip-dsp!qcom,msm-voip-dspppqcom,msm-pcm-voice!qcom,msm-pcm-voice9Xqqqcom,msm-stub-codec!qcom,msm-stub-codecqcom,msm-dai-fe!qcom,msm-dai-feqcom,msm-pcm-afe!qcom,msm-pcm-afeuuqcom,msm-dai-q6-hdmi!qcom,msm-dai-q6-hdmi9izzqcom,msm-dai-q6-dp!qcom,msm-dai-q6-hdmi9i` {{qcom,msm-pcm-loopback!qcom,msm-pcm-loopbackrrqcom,msm-dai-mi2s!qcom,msm-dai-mi2sqcom,msm-dai-q6-mi2s-prim!qcom,msm-dai-q6-mi2s999||qcom,msm-dai-q6-mi2s-sec!qcom,msm-dai-q6-mi2s999}}qcom,msm-dai-q6-mi2s-tert!qcom,msm-dai-q6-mi2s999~~qcom,msm-dai-q6-mi2s-quat!qcom,msm-dai-q6-mi2s999qcom,msm-dai-q6-mi2s-quin!qcom,msm-dai-q6-mi2s999qcom,msm-dai-q6-mi2s-senary!qcom,msm-dai-q6-mi2s999qcom,msm-lsm-client!qcom,msm-lsm-clientvvqcom,msm-dai-q6!qcom,msm-dai-q6qcom,msm-dai-q6-sb-0-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-0-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-1-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-1-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-2-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-2-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-3-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-3-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-4-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-4-tx!qcom,msm-dai-q6-dev9i@ qcom,msm-dai-q6-sb-5-tx!qcom,msm-dai-q6-dev9i@ qcom,msm-dai-q6-sb-5-rx!qcom,msm-dai-q6-dev9i@ qcom,msm-dai-q6-sb-6-rx!qcom,msm-dai-q6-dev9i@ qcom,msm-dai-q6-sb-7-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-7-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-8-rx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-sb-8-tx!qcom,msm-dai-q6-dev9i@qcom,msm-dai-q6-bt-sco-rx!qcom,msm-dai-q6-dev9i0qcom,msm-dai-q6-bt-sco-tx!qcom,msm-dai-q6-dev9i0qcom,msm-dai-q6-int-fm-rx!qcom,msm-dai-q6-dev9i0qcom,msm-dai-q6-int-fm-tx!qcom,msm-dai-q6-dev9i0qcom,msm-dai-q6-be-afe-pcm-rx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-be-afe-pcm-tx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-afe-proxy-rx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-afe-proxy-tx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-afe-loopback-tx!qcom,msm-dai-q6-dev9i`qcom,msm-dai-q6-incall-record-rx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-incall-record-tx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-incall-music-rx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-incall-music-2-rx!qcom,msm-dai-q6-dev9iqcom,msm-dai-q6-usb-audio-rx!qcom,msm-dai-q6-dev9ipqcom,msm-dai-q6-usb-audio-tx!qcom,msm-dai-q6-dev9ipqcom,msm-pcm-hostless!qcom,msm-pcm-hostlessttqcom,msm-audio-apr!qcom,msm-audio-apr 9apr_adspqcom,msm-pri-auxpcm!qcom,msm-auxpcm-dev99::0:M:n::@@:primary:qcom,msm-sec-auxpcm!qcom,msm-auxpcm-dev99::0:M:n::@@ :secondary:qcom,msm-tert-auxpcm!qcom,msm-auxpcm-dev99::0:M:n::@@ :tertiary:qcom,msm-quat-auxpcm!qcom,msm-auxpcm-dev99::0:M:n::@@ :quaternary:qcom,msm-quin-auxpcm!qcom,msm-auxpcm-dev99::0:M:n::@@:quinary:qcom,msm-hdmi-dba-codec-rx!qcom,msm-hdmi-dba-codec-rx;adv7533qcom,msm-audio-ion!qcom,msm-audio-ion;;/ )!;Aqcom,msm-adsp-loader4ok!qcom,adsp-loader;Tqcom,msm-dai-tdm-pri-rx!qcom,msm-dai-tdm;d;;;p;<<#<@<]<}qcom,msm-dai-q6-tdm-pri-rx-0!qcom,msm-dai-q6-tdm<<qcom,msm-dai-tdm-pri-tx!qcom,msm-dai-tdm;d;;;p;<<#<@<]<}qcom,msm-dai-q6-tdm-pri-tx-0!qcom,msm-dai-q6-tdm<<com,msm-dai-tdm-sec-rx!qcom,msm-dai-tdm;d;;;p;<<#<@<]<}qcom,msm-dai-q6-tdm-sec-rx-0!qcom,msm-dai-q6-tdm<<qcom,msm-dai-tdm-sec-tx!qcom,msm-dai-tdm;d;;;p;<<#<@<]<}qcom,msm-dai-q6-tdm-sec-tx-0!qcom,msm-dai-q6-tdm<<qcom,msm-dai-tdm-tert-rx!qcom,msm-dai-tdm;d ;; ;p;<<#<@<]<}qcom,msm-dai-q6-tdm-tert-rx-0!qcom,msm-dai-q6-tdm< <qcom,msm-dai-tdm-tert-tx!qcom,msm-dai-tdm;d!;;!;p;<<#<@<]<}qcom,msm-dai-q6-tdm-tert-tx-0!qcom,msm-dai-q6-tdm<!<qcom,msm-dai-tdm-quat-rx!qcom,msm-dai-tdm;d0;;0;p;<<#<@<]<}qcom,msm-dai-q6-tdm-quat-rx-0!qcom,msm-dai-q6-tdm<0<qcom,msm-dai-tdm-quat-tx!qcom,msm-dai-tdm;d1;;1;p;<<#<@<]<}qcom,msm-dai-q6-tdm-quat-tx-0!qcom,msm-dai-q6-tdm<1<qcom,msm-dai-tdm-quin-rx!qcom,msm-dai-tdm;d@;;@;p;<<#<@<]<}qcom,msm-dai-q6-tdm-quin-rx-0!qcom,msm-dai-q6-tdm<@<qcom,msm-dai-tdm-quin-tx!qcom,msm-dai-tdm;dA;;A;p;<<#<@<]<}qcom,msm-dai-q6-tdm-quin-tx-0!qcom,msm-dai-q6-tdm<A<qcom,avtimer@170f7000 !qcom,avtimercp p"Savtimer_lsb_addravtimer_msb_addr<< sound-tavil!qcom,sdm845-asoc-snd-tavilP>>>4 >K>Z>m>tsens_tz_sensor12>0 ""#=core_clkrbbmtimer_clkmem_clkmem_iface_clkgmu_clkl3_vote>>> grp3dT     ' 5O%!b).>O^n /Kvddcxvdd> gpugpuhtw- - qcom,gpu-coresights!qcom,gpu-coresight 4disabledqcom,gpu-coresight@0c,coresight-gfx>2portendpoint-IIqcom,gpu-coresight@1c,coresight-gfx-cx>3portendpoint-JJqcom,l3-pwrlevels!qcom,l3-pwrlevelsqcom,l3-pwrlevel@0c>qcom,l3-pwrlevel@1c>0qcom,l3-pwrlevel@2c>Mqcom,gpu-mempools!qcom,gpu-mempoolsqcom,gpu-mempool@0c? ?#?9qcom,gpu-mempool@1c? ?#?9qcom,gpu-mempool@2c? ?#qcom,gpu-mempool@3c? ?# qcom,gpu-pwrlevels!qcom,gpu-pwrlevelsqcom,gpu-pwrlevel@0c?O*Q?] ?k ?x qcom,gpu-pwrlevel@1c?O(;?] ?k ?x qcom,gpu-pwrlevel@2c?O#=?] ?k ?x qcom,gpu-pwrlevel@3c?O?] ?k?x qcom,gpu-pwrlevel@4c?O#?]?k?x qcom,gpu-pwrlevel@5c?Ob?]?k?xqcom,gpu-pwrlevel@6c?OQ@?]?k?xqcom,gpu-pwrlevel@7c?O?]?k?xqcom,kgsl-iommu!qcom,kgsl-smmu-v2c??`" ""# iface_clkmem_clkmem_iface_clk???gfx3d_user!qcom,smmu-kgsl-cb 5gfx3d_user?gfx3d_secure!qcom,smmu-kgsl-cbqcom,gmu 5kgsl-gmu !qcom,gpu-gmuc 0Skgsl_gmu_regkgsl_gmu_pdc_reg01kgsl_hfi_irqkgsl_gmu_irq cnoc   '4'4d /Kvddcxvdd>  ""##gmu_clkcxo_clkaxi_clkmemnoc_clkqcom,gmu-pwrlevels!qcom,gmu-pwrlevelsqcom,gmu-pwrlevel@0c?qcom,gmu-pwrlevel@1c? qcom,gmu-pwrlevel@2c?egmu_user!qcom,smmu-gmu-user-cbgmu_kernel!qcom,smmu-gmu-kernel-cbssusb@a600000!qcom,dwc-usb3-msmc `Score_baseahb2phy_base )@(_ 05dp_hs_phy_irqpwr_event_irqss_phy_irqdm_hs_phy_irq@@@!S(@@@W@o,@8"" """""Bcore_clkiface_clkbus_aggr_clkutmi_clksleep_clkcfg_ahb_clkxo@U@@A" Hcore_reset usb0  ` ==G= `= `G@dwc3@a600000 !snps,dwc3c ` @@@@@AA"A8qcom,usbbam@a704000!qcom,usb-bam-msmc p@p ADARkAmAAA@AABqcom,pipe05ssusb-qdss-in-0B2BHBQB_Bm@BBBBBCqusb@88e2000!qcom,qusb2phy-v2c xp2Squsb_phy_baseefuse_addrrefgen_north_bg_reg_addrCC//CC# CQ m m(Ch@0T(,|C#|, @ ! X$E@)DHLP<"Cutmi!"ref_clk_srccfg_ahb_clkA" Hphy_resetssphy@88e8000!qcom,usb-ssphy-qmp-dp-comboc0 Sqmp_phy_base/C. CQ m mC(CH480<\d<`hp6?H 4T@ 1 $(0 Nw d0 Nw d`H D`H D @Gd4u4u Ne k$( ,0 48 <@DH LP  !`\Dptx@|u8Ct*  0""!"""=aux_clkpipe_clkref_clk_srcref_clkcom_aux_clkcfg_ahb_clkA""Hglobal_phy_resetphy_resetdbm@a6f8000!qcom,usb-dbm-1p5c oCusb_audio_qmi_dev!qcom,usb-audio-qmi-dev ),D D,usb_nop_phy!usb-nop-xceivssusb@a800000!qcom,dwc-usb3-msmc Score_baseahb2phy_base )`(_ 05dp_hs_phy_irqpwr_event_irqss_phy_irqdm_hs_phy_irq@@!S(@W8"" """""Bcore_clkiface_clkbus_aggr_clkutmi_clksleep_clkcfg_ahb_clkxo@U@@A" Hcore_reset 4disabled usb1  @ ee `@dwc3@a800000 !snps,dwc3c  @@@@@AA"A8DDhostqusb@88e3000!qcom,qusb2phy-v2c0p'Squsb_phy_baserefgen_north_bg_reg_addr/CC# CQ m m(Ch@0T(,|DL C#|, @ ! X$ @)DHLP<"Cutmi!"ref_clk_srccfg_ahb_clkA"  Hphy_reset 4disabledssphy@88eb000!qcom,usb-ssphy-qmp-v2cSqmp_phy_basevls_clamp_reg/C. CQ m mCCH480<\d<`hp6?H 4T@ 1 $( dP0 Nw 4uD  `HD @d Ld j$( ,0 48 <@ DH LP \DGptx@| u ! `C t(""!""1aux_clkpipe_clkref_clk_srcref_clkcfg_ahb_clkA""Hphy_resetphy_phy_reset 4disabledqcom,csiphy@ac68000;!qcom,csiphy-v1.0qcom,csiphyc ƀScsiphy/ csiphy /Kgdscrrefgen/0F$0O0/@UT {camnoc_axi_clksoc_ahb_clkslow_ahb_src_clkcpas_ahb_clkcphy_rx_clk_srccsiphy3_clkcsi3phytimer_clk_srccsi3phytimer_clk0)turbo 0:` U4okqcom,cam-lrme!qcom,cam-lrme1lrme4okqcom,lrme@ac6b000; !qcom,lrmeSlrmec ư /lrme /Kcamss2Tcamera_ahbcamera_axisoc_ahb_clkcpas_ahb_clkcamnoc_axi_clklrme_clk_srclrme_clk8""U A@p0: @@ׄׄ0)lowsvssvssvs_l1turbo 0Tlrme_clk_src4okqcom,memshare!qcom,memshareqcom,client_1!qcom,memshare-peripheralDi'*D~5modemqcom,client_2!qcom,memshare-peripheralDi'*5modemqcom,client_3!qcom,memshare-peripheralDiP'*D~5modemsyscon@0x5091508!sysconc syscon@0x5091008!sysconc interrupt-controller@0xb220000!qcom,pdc-sdm845-v2c "q8\chosenDrcupdate.rcu_expedited=1aliasesD/soc/ufshc@1d84000D/soc/qcom,pcie@0x1c00000D/soc/qcom,pcie@0x1c08000D/soc/sdhci@8804000D/soc/qcom,qup_uart@0xa84000D/soc/spi@a80000D/soc/i2c@a88000D/soc/i2c@88c000D/soc/qcom,qup_uart@0x898000memoryWmemorycenergy-costs !sched-energycore-cost0D'S$ ) m. 5 ;@FIOY7cl%vD core-cost1DZ'qS m IBuU{DpX L-xb!"Gj#s$L%&(n:)*0*{ .* `D   cluster-cost0D'S  m  I  7  %  Dcluster-cost1 D'S  m   I"u%(-D2p9@JT `Ljxqx!}"G#s$%&(n)*0*{*+\-D  psci !arm,psci-1.0nsmcvendor  !simple-busreserved-memory hyp_region@85700000Ecp`xbl_region@85e00000Ecremoved_region@85fc0000Ecqseecom_region@0x8ab00000!shared-dma-poolEc@camera_region@0x8bf00000!removed-dma-poolEcPips_fw_region@0x8c400000!removed-dma-poolEc@ipa_gsi_region@0x8c410000!removed-dma-poolEcAPgpu_region@0x8c415000!removed-dma-poolEcAP adsp_region@0x8c500000!removed-dma-poolEcPwlan_fw_region@0x8df00000!removed-dma-poolEcmodem_region@0x8e000000!removed-dma-poolEcvideo_region@0x95800000!removed-dma-poolEcPcdsp_region@0x95d00000!removed-dma-poolEcmba_region@0x96500000!removed-dma-poolEcP slpi_region@0x96700000!removed-dma-poolEcp@pil_spss_region@0x97b00000!removed-dma-poolEcadsp_region!shared-dma-poolEEE@qseecom_ta_region!shared-dma-poolEEE@secure_sp_region!shared-dma-poolEEE@cont_splash_region@9d400000c@@5cont_splash_regionsecure_display_region!shared-dma-poolEEE@mem_dump_region!shared-dma-poolE@linux,cma!shared-dma-poolEEE@E(regulator-pm8998-s4!qcom,stub-regulator pm8998_s4E:+)w@+Aw@__symbols__ EL/cpus/cpu@0EQ/cpus/cpu@0/l2-cacheEV/cpus/cpu@0/l2-cache/l3-cacheE[/cpus/cpu@0/l1-icacheEb/cpus/cpu@0/l1-dcacheEi/cpus/cpu@0/l1-tlbEr/cpus/cpu@100Ew/cpus/cpu@100/l2-cacheE~/cpus/cpu@100/l1-icacheE/cpus/cpu@100/l1-dcacheE/cpus/cpu@100/l1-tlbE/cpus/cpu@200E/cpus/cpu@200/l2-cacheE/cpus/cpu@200/l1-icacheE/cpus/cpu@200/l1-dcacheE/cpus/cpu@200/l1-tlbE/cpus/cpu@300E/cpus/cpu@300/l2-cacheE/cpus/cpu@300/l1-icacheE/cpus/cpu@300/l1-dcacheE/cpus/cpu@300/l1-tlbE/cpus/cpu@400E/cpus/cpu@400/l2-cacheE/cpus/cpu@400/l1-icacheF/cpus/cpu@400/l1-dcacheF /cpus/cpu@400/l1-tlbF/cpus/cpu@500F/cpus/cpu@500/l2-cacheF"/cpus/cpu@500/l1-icacheF+/cpus/cpu@500/l1-dcacheF4/cpus/cpu@500/l1-tlbF?/cpus/cpu@600FD/cpus/cpu@600/l2-cacheFK/cpus/cpu@600/l1-icacheFT/cpus/cpu@600/l1-dcacheF]/cpus/cpu@600/l1-tlbFh/cpus/cpu@700Fm/cpus/cpu@700/l2-cacheFt/cpus/cpu@700/l1-icacheF}/cpus/cpu@700/l1-dcacheF/cpus/cpu@700/l1-tlbF/socF/soc/qcom,gdsc@0x16b004F/soc/qcom,gdsc@0x18d004F/soc/qcom,gdsc@0x175004F/soc/qcom,gdsc@0x177004F/soc/qcom,gdsc@0x10f004F/soc/qcom,gdsc@0x110004F/soc/qcom,gdsc@0x17d030G/soc/qcom,gdsc@0x17d03cG6/soc/qcom,gdsc@0x17d034GY/soc/qcom,gdsc@0x17d038G|/soc/qcom,gdsc@0x17d040G/soc/qcom,gdsc@0x17d048G/soc/qcom,gdsc@0x17d044G/soc/qcom,gdsc@0xad06004G/soc/qcom,gdsc@0xad09004G/soc/qcom,gdsc@0xad0a004H/soc/qcom,gdsc@0xad07004H /soc/qcom,gdsc@0xad08004H/soc/qcom,gdsc@0xad0b134H%/soc/qcom,gdsc@0xaf03000H4/soc/syscon@0x5091540HC/soc/qcom,gdsc@0x509106cHO/soc/qcom,gdsc@0x509100cH[/soc/qcom,gdsc@0xab00874Hh/soc/qcom,gdsc@0xab008b4Hu/soc/qcom,gdsc@0xab00814H/soc/qcom,mdss_dsi_pll@ae94a00H/soc/qcom,mdss_dsi_pll@ae96a00H/soc/qcom,mdss_dp_pll@c011000H/soc/qcom,smp2pgpio-rdbg-2-inH/soc/qcom,smp2pgpio-rdbg-2-outH/soc/qcom,smp2pgpio-rdbg-1-inH/soc/qcom,smp2pgpio-rdbg-1-outH/soc/qcom,smp2pgpio-rdbg-5-inI/soc/qcom,smp2pgpio-rdbg-5-outI#/soc/qcom,mdss_mdp@ae000000I,/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cbI9/soc/qcom,sde_rscc@af20000IB/soc/qcom,mdss_rotator@ae000000IO/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus6IW/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb4If/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb!Is/soc/qcom,mdss_dsi_ctrl0@ae94000!I}/soc/qcom,mdss_dsi_ctrl1@ae96000 I/soc/qcom,mdss_dsi_phy0@ae94400 I/soc/qcom,mdss_dsi_phy0@ae96400I/soc/qcom,dp_display@0!I/soc/qcom,qupv3_0_geni_se@8c0000?I/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cbI/soc/qcom,qup_uart@0x898000I/soc/qcom,qup_uart@0x89c000I/soc/i2c@880000I/soc/i2c@884000J/soc/i2c@888000J/soc/i2c@88c000J#/soc/i2c@890000J1/soc/i2c@894000J?/soc/i2c@898000JM/soc/i2c@89c000J[/soc/spi@880000Ji/soc/spi@884000Jw/soc/spi@888000J/soc/spi@88c000J/soc/spi@890000J/soc/spi@894000J/soc/spi@898000J/soc/spi@89c000!J/soc/qcom,qupv3_1_geni_se@ac0000?J/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cbJ/soc/qcom,qup_uart@88c000J/soc/qcom,qup_uart@0xa84000K /soc/qcom,qup_uart@0xa88000K/soc/i2c@a80000K+/soc/i2c@a84000K9/soc/i2c@a88000KH/soc/i2c@a8c000KW/soc/i2c@a90000Kf/soc/i2c@a94000Ku/soc/i2c@a98000K/soc/i2c@a9c000K/soc/spi@a80000K/soc/spi@a84000K/soc/spi@a88000K/soc/spi@a8c000K/soc/spi@a90000K/soc/spi@a94000K/soc/spi@a98000K/soc/spi@a9c000L /soc/jtagmm@7040000L/soc/jtagmm@7140000L/soc/jtagmm@7240000L$/soc/jtagmm@7340000L-/soc/jtagmm@7440000L6/soc/jtagmm@7540000L?/soc/jtagmm@7640000LH/soc/jtagmm@7740000#LQ/soc/interrupt-controller@17a00000LV/soc/restart@10ac000Lc/soc/qcom,spmi@c4400004Ll/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,revid@100:Ly/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,temp-alarm@24002L/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000LL/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_home/key_home_defaultPL/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_vol_up/key_vol_up_default\L/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_cam_snapshot/key_cam_snapshot_defaultVL/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/key_cam_focus/key_cam_focus_defaultXL/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/camera_dvdd_en/camera_dvdd_en_defaultbL/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/camera_rear_dvdd_en/camera_rear_dvdd_en_defaultJM/soc/qcom,spmi@c440000/qcom,pm8998@0/pinctrl@c000/nfc_clk/nfc_clk_default8M&/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,coincell@28005M6/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,pm8998_rtc/MA/soc/qcom,spmi@c440000/qcom,pm8998@0/vadc@3100/MM/soc/qcom,spmi@c440000/qcom,pm8998@0/vadc@34006M[/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5b006Mk/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5c006M{/soc/qcom,spmi@c440000/qcom,pm8998@0/qcom,clkdiv@5d004M/soc/qcom,spmi@c440000/qcom,pm8005@4/qcom,revid@100:M/soc/qcom,spmi@c440000/qcom,pm8005@4/qcom,temp-alarm@24002M/soc/qcom,spmi@c440000/qcom,pm8005@4/pinctrl@c000M/soc/qcom,spmi-debug@6b22000M/soc/qcom,cpubwM/soc/qcom,cpu-bwmonM/soc/qcom,llccbwM/soc/qcom,llcc-bwmonM/soc/qcom,memlat-cpu0M/soc/qcom,memlat-cpu4M/soc/qcom,snoc_cnoc_keepaliveN/soc/qcom,cpu0-memlat-monN/soc/qcom,cpu4-memlat-monN*/soc/qcom,l3-cpu0N2/soc/qcom,l3-cpu4N:/soc/qcom,cpu0-l3lat-monNJ/soc/qcom,cpu4-l3lat-monNZ/soc/qcom,l3-cdsp Nb/soc/cpu-pmuNj/soc/qcom,mincpubwNs/soc/devfreq-cpufreqN/soc/qcom,devfreq-computeN/soc/qcom,rpmhclkN/soc/qcom,gcc@100000N/soc/qcom,videocc@ab00000N/soc/qcom,camcc@ad00000N/soc/qcom,dispcc@af00000N/soc/qcom,gpucc@5090000N/soc/qcom,gfxcc@5090000N/soc/syscon@17970018N/soc/qcom,cpucc@0x17d41000.N/soc/qcom,cpucc@0x17d41000/qcom,limits-dcvs@0.O/soc/qcom,cpucc@0x17d41000/qcom,limits-dcvs@1(O/soc/qcom,cpucc@0x17d41000/qcom,wil6210O/soc/qcom,cc-debug@100000O%/soc/qcom,aopclkO//soc/ufsice@1d90000O7/soc/ufsphy_mem@1d87000OB/soc/ufshc@1d84000OL/soc/sdhci@8804000OS/soc/qcom,mss@4080000O]/soc/slim@171c0000+Of/soc/slim@171c0000/qcom,iommu_slim_ctrl_cbO}/soc/slim@17240000+O/soc/slim@17240000/qcom,iommu_slim_ctrl_cbO/soc/slim@17240000/wcn3990O/soc/qcom,msm-eud@88e0000O/soc/qcom,wdt@17980000O/soc/qcom,msm-ssc-sensors(O/soc/qcom,llcc@1100000/qcom,sdm845-llcc%O/soc/qcom,llcc@1100000/llcc_1_dcache%O/soc/qcom,llcc@1100000/llcc_2_dcache%O/soc/qcom,llcc@1100000/llcc_3_dcache%O/soc/qcom,llcc@1100000/llcc_4_dcacheO/soc/qcom,qmp-aop@c300000O/soc/mailbox@179e0000O/soc/mailbox@af20000 O/soc/qcom,glink-qos-config-adspP /soc/qcom,glink-spi-xprt-wdsp!P/soc/qcom,glink-fifo-config-wdsp P//soc/qcom,glink-qos-config-wdspP>/soc/qcom,glink-ssr-modemPI/soc/qcom,glink-ssr-adspPU/soc/qcom,glink-ssr-dspsP`/soc/qcom,glink-ssr-cdspPk/soc/qcom,glink-ssr-spssPv/soc/qcom,spss_utilsP/soc/qseecom@86d00000P/soc/qrng@793000P/soc/tz-log@146bf720P/soc/qcedev@1de0000P/soc/qcom,msm_hdcpP/soc/qcrypto@1de0000P/soc/qcom,ipa@01e00000#P/soc/qcom,ipa@01e00000/ipa_smmu_ap%P/soc/qcom,ipa@01e00000/ipa_smmu_wlan#P/soc/qcom,ipa@01e00000/ipa_smmu_ucP/soc/qcom,cmd-db@861e0000P/soc/dcc_v2@10a2000$P/soc/qmi-tmd-devices/modem/modem_pa&Q/soc/qmi-tmd-devices/modem/modem_proc)Q/soc/qmi-tmd-devices/modem/modem_current&Q/soc/qmi-tmd-devices/modem/modem_skin%Q*/soc/qmi-tmd-devices/modem/modem_vdd#Q4/soc/qmi-tmd-devices/adsp/adsp_vdd#Q=/soc/qmi-tmd-devices/cdsp/cdsp_vdd#QF/soc/qmi-tmd-devices/slpi/slpi_vddQO/soc/thermal-zones5Q]/soc/thermal-zones/gpu-virt-max-step/trips/gpu-trip0/Qg/soc/thermal-zones/pop-mem-step/trips/pop-trip8Qp/soc/thermal-zones/cpu0-silver-step/trips/emerg-config08Q~/soc/thermal-zones/cpu1-silver-step/trips/emerg-config18Q/soc/thermal-zones/cpu2-silver-step/trips/emerg-config28Q/soc/thermal-zones/cpu3-silver-step/trips/emerg-config36Q/soc/thermal-zones/cpu0-gold-step/trips/emerg-config46Q/soc/thermal-zones/cpu1-gold-step/trips/emerg-config56Q/soc/thermal-zones/cpu2-gold-step/trips/emerg-config66Q/soc/thermal-zones/cpu3-gold-step/trips/emerg-config7Q/soc/thermal-zones/pm8998_tz0Q/soc/thermal-zones/pm8998_tz/trips/pm8998-trip00Q/soc/thermal-zones/pm8998_tz/trips/pm8998-trip10R /soc/thermal-zones/pm8998_tz/trips/pm8998-trip2/R/soc/thermal-zones/aoss0-lowf/trips/aoss0-trip4R$/soc/thermal-zones/cpu0-silver-lowf/trips/cpu0-trip4R./soc/thermal-zones/cpu1-silver-lowf/trips/cpu1-trip4R8/soc/thermal-zones/cpu2-silver-lowf/trips/cpu2-trip4RB/soc/thermal-zones/cpu3-silver-lowf/trips/cpu3-trip2RL/soc/thermal-zones/kryo-l3-0-lowf/trips/l3-0-trip2RV/soc/thermal-zones/kryo-l3-1-lowf/trips/l3-1-trip3R`/soc/thermal-zones/cpu0-gold-lowf/trips/cpug0-trip3Rk/soc/thermal-zones/cpu1-gold-lowf/trips/cpug1-trip3Rv/soc/thermal-zones/cpu2-gold-lowf/trips/cpug2-trip3R/soc/thermal-zones/cpu3-gold-lowf/trips/cpug3-trip-R/soc/thermal-zones/gpu0-lowf/trips/gpu0-trip/R/soc/thermal-zones/gpu1-lowf/trips/gpu1-trip_l/R/soc/thermal-zones/aoss1-lowf/trips/aoss1-trip/R/soc/thermal-zones/mdm-dsp-lowf/trips/dsp-trip+R/soc/thermal-zones/ddr-lowf/trips/ddr-trip-R/soc/thermal-zones/wlan-lowf/trips/wlan-trip3R/soc/thermal-zones/compute-hvx-lowf/trips/hvx-trip1R/soc/thermal-zones/camera-lowf/trips/camera-trip-R/soc/thermal-zones/mmss-lowf/trips/mmss-trip0R/soc/thermal-zones/mdm-core-lowf/trips/mdm-tripR/soc/tsens@c222000R/soc/tsens@c223000S/soc/qcom,gpi-dma@0x800000S /soc/qcom,gpi-dma@0xa00000S/soc/msm_tspp@0x8880000(S/soc/rpmh-regulator-ebilvl/regulator-s1*S(/soc/rpmh-regulator-ebilvl/regulator-cdev'S1/soc/rpmh-regulator-smpa2/regulator-s2'S;/soc/rpmh-regulator-smpa3/regulator-s3'SE/soc/rpmh-regulator-smpa5/regulator-s5-SO/soc/rpmh-regulator-mxlvl/regulator-s6-level0S_/soc/rpmh-regulator-mxlvl/regulator-s6-level-ao&Sr/soc/rpmh-regulator-mxlvl/mx-cdev-lvl'Sz/soc/rpmh-regulator-smpa7/regulator-s7-S/soc/rpmh-regulator-cxlvl/regulator-s9-level0S/soc/rpmh-regulator-cxlvl/regulator-s9-level-ao)S/soc/rpmh-regulator-cxlvl/regulator-cdev'S/soc/rpmh-regulator-ldoa1/regulator-l1*S/soc/rpmh-regulator-ldoa1/regulator-l1-ao'S/soc/rpmh-regulator-ldoa2/regulator-l2'S/soc/rpmh-regulator-ldoa3/regulator-l3.S/soc/rpmh-regulator-lmxlvl/regulator-l4-level'S/soc/rpmh-regulator-ldoa5/regulator-l5'S/soc/rpmh-regulator-ldoa6/regulator-l6'S/soc/rpmh-regulator-ldoa7/regulator-l7'T/soc/rpmh-regulator-ldoa8/regulator-l8'T/soc/rpmh-regulator-ldoa9/regulator-l9)T/soc/rpmh-regulator-ldoa10/regulator-l10)T'/soc/rpmh-regulator-ldoa11/regulator-l11)T2/soc/rpmh-regulator-ldoa12/regulator-l12)T=/soc/rpmh-regulator-ldoa13/regulator-l13TH/soc/rpmh-regulator-ldoa14)T^/soc/rpmh-regulator-ldoa14/regulator-l14)Ti/soc/rpmh-regulator-ldoa15/regulator-l15)Tt/soc/rpmh-regulator-ldoa16/regulator-l16)T/soc/rpmh-regulator-ldoa17/regulator-l17)T/soc/rpmh-regulator-ldoa18/regulator-l18)T/soc/rpmh-regulator-ldoa19/regulator-l19)T/soc/rpmh-regulator-ldoa20/regulator-l20)T/soc/rpmh-regulator-ldoa21/regulator-l21)T/soc/rpmh-regulator-ldoa22/regulator-l22)T/soc/rpmh-regulator-ldoa23/regulator-l23)T/soc/rpmh-regulator-ldoa24/regulator-l24)T/soc/rpmh-regulator-ldoa25/regulator-l25)T/soc/rpmh-regulator-ldoa26/regulator-l26/T/soc/rpmh-regulator-lcxlvl/regulator-l27-level)T/soc/rpmh-regulator-ldoa28/regulator-l28(U /soc/rpmh-regulator-vsa1/regulator-lvs1(U/soc/rpmh-regulator-vsa2/regulator-lvs2(U!/soc/rpmh-regulator-bobb1/regulator-bob+U-/soc/rpmh-regulator-bobb1/regulator-bob-ao.U{/soc/stm@6002000W/soc/stm@6002000/port/endpointW/soc/hwevent@0x014066f0W/soc/funnel@0x6041000,W/soc/funnel@0x6041000/ports/port@0/endpoint,W/soc/funnel@0x6041000/ports/port@1/endpoint,W/soc/funnel@0x6041000/ports/port@2/endpoint,X/soc/funnel@0x6041000/ports/port@3/endpointV/soc/funnel@0x6043000,X+/soc/funnel@0x6043000/ports/port@0/endpoint,XF/soc/funnel@0x6043000/ports/port@1/endpoint,X_/soc/funnel@0x6043000/ports/port@2/endpoint,X}/soc/funnel@0x6043000/ports/port@3/endpoint,X/soc/funnel@0x6043000/ports/port@4/endpoint,X/soc/funnel@0x6043000/ports/port@5/endpointX/soc/funnel@0x6943000,X/soc/funnel@0x6943000/ports/port@0/endpoint,X/soc/funnel@0x6943000/ports/port@1/endpoint,X/soc/funnel@0x6943000/ports/port@2/endpointY/soc/tpda@6004000(Y/soc/tpda@6004000/ports/port@0/endpoint(Y+/soc/tpda@6004000/ports/port@1/endpoint(Y?/soc/tpda@6004000/ports/port@2/endpoint(YT/soc/tpda@6004000/ports/port@3/endpoint(Yi/soc/tpda@6004000/ports/port@4/endpoint(Y~/soc/tpda@6004000/ports/port@5/endpoint(Y/soc/tpda@6004000/ports/port@6/endpoint(Y/soc/tpda@6004000/ports/port@7/endpoint(Y/soc/tpda@6004000/ports/port@8/endpoint(Y/soc/tpda@6004000/ports/port@9/endpoint)Y/soc/tpda@6004000/ports/port@10/endpointX/soc/funnel@6832000*Y/soc/funnel@6832000/ports/port@0/endpoint*Z /soc/funnel@6832000/ports/port@1/endpointZ/soc/tpda@6831000(Z'/soc/tpda@6831000/ports/port@0/endpoint(ZC/soc/tpda@6831000/ports/port@1/endpointZQ/soc/tpdm@6830000 Z\/soc/tpdm@6830000/port/endpointYq/soc/funnel@6845000*Zv/soc/funnel@6845000/ports/port@0/endpoint*Z/soc/funnel@6845000/ports/port@1/endpointZ/soc/funnel_1@6845000,Z/soc/funnel_1@6845000/ports/port@0/endpoint,Z/soc/funnel_1@6845000/ports/port@1/endpointZ/soc/tpdm@6844000 Z/soc/tpdm@6844000/port/endpointY3/soc/tpdm@6c28000 [/soc/tpdm@6c28000/port/endpointY/soc/tpdm@6a24000 [#/soc/tpdm@6a24000/port/endpointY/soc/tpdm@69d0000 [7/soc/tpdm@69d0000/port/endpoint[H/soc/tpda@7862000([R/soc/tpda@7862000/ports/port@0/endpoint([q/soc/tpda@7862000/ports/port@1/endpoint[~/soc/tpdm@7860000 [/soc/tpdm@7860000/port/endpoint[/soc/tpda@78c0000([/soc/tpda@78c0000/ports/port@0/endpoint([/soc/tpda@78c0000/ports/port@1/endpoint[/soc/tpdm@78a0000 [/soc/tpdm@78a0000/port/endpoint\/soc/tpda@78d0000(\*/soc/tpda@78d0000/ports/port@0/endpoint(\M/soc/tpda@78d0000/ports/port@1/endpoint\^/soc/tpdm@78b0000 \l/soc/tpdm@78b0000/port/endpointYG/soc/funnel@6c0b000*\/soc/funnel@6c0b000/ports/port@0/endpoint*\/soc/funnel@6c0b000/ports/port@1/endpoint\/soc/tpdm@6c08000 \/soc/tpdm@6c08000/port/endpointY/soc/funnel@6861000*\/soc/funnel@6861000/ports/port@0/endpoint*\/soc/funnel@6861000/ports/port@1/endpoint]/soc/funnel_1@6861000,]/soc/funnel_1@6861000/ports/port@0/endpoint,]7/soc/funnel_1@6861000/ports/port@1/endpoint\/soc/tpdm@6860000 ]V/soc/tpdm@6860000/port/endpointY\/soc/funnel@69e2000*]t/soc/funnel@69e2000/ports/port@0/endpoint*]/soc/funnel@69e2000/ports/port@1/endpoint]/soc/tpdm@69e0000 ]/soc/tpdm@69e0000/port/endpointY/soc/tpdm@6850000 ]/soc/tpdm@6850000/port/endpointY/soc/tpdm@684c000 ]/soc/tpdm@684c000/port/endpointY/soc/tpdm@6840000 ]/soc/tpdm@6840000/port/endpoint]/soc/tpda@7832000(^/soc/tpda@7832000/ports/port@0/endpoint(^ /soc/tpda@7832000/ports/port@1/endpoint^,/soc/tpdm@7830000 ^5/soc/tpdm@7830000/port/endpoint^K/soc/tpda@6882000(^U/soc/tpda@6882000/ports/port@0/endpoint(^o/soc/tpda@6882000/ports/port@1/endpoint^|/soc/tpdm@6880000 ^/soc/tpdm@6880000/port/endpointW/soc/funnel@6883000*^/soc/funnel@6883000/ports/port@0/endpoint*^/soc/funnel@6883000/ports/port@1/endpoint*^/soc/funnel@6883000/ports/port@2/endpointX /soc/funnel@6005000*^/soc/funnel@6005000/ports/port@0/endpoint*_/soc/funnel@6005000/ports/port@1/endpoint*_/soc/funnel@6005000/ports/port@2/endpoint*_8/soc/funnel@6005000/ports/port@3/endpoint_W/soc/cti@69e1000_a/soc/cti@69e4000_k/soc/cti@69e5000_u/soc/cti@6c09000_/soc/cti@6c0a000_/soc/cti@78e0000_/soc/cti@78f0000_/soc/cti@7900000_/soc/cti@6010000_/soc/cti@6011000_/soc/cti@6012000_/soc/cti@6013000_/soc/cti@6014000_/soc/cti@6015000_/soc/cti@6016000_/soc/cti@6017000_/soc/cti@6018000_/soc/cti@6019000_/soc/cti@601a000_/soc/cti@601b000_/soc/cti@601c000_/soc/cti@601d000_/soc/cti@601e000_/soc/cti@601f000_/soc/cti@7020000`/soc/cti@7120000`/soc/cti@7220000`/soc/cti@7320000`!/soc/cti@7420000`*/soc/cti@7520000`3/soc/cti@7620000`/soc/qcom,smp2pgpio-smp2p-2-in dS/soc/qcom,smp2pgpio-smp2p-2-outdi/soc/qcom,smp2pgpio-smp2p-3-in d~/soc/qcom,smp2pgpio-smp2p-3-outd/soc/qcom,smp2pgpio-smp2p-5-in d/soc/qcom,smp2pgpio-smp2p-5-out*d/soc/qcom,smp2pgpio-sleepstate-gpio-3-out#d/soc/qcom,smp2pgpio-ssr-smp2p-1-in$d/soc/qcom,smp2pgpio-ssr-smp2p-1-out#e /soc/qcom,smp2pgpio-ssr-smp2p-2-in$e&/soc/qcom,smp2pgpio-ssr-smp2p-2-out#e@/soc/qcom,smp2pgpio-ssr-smp2p-3-in$eY/soc/qcom,smp2pgpio-ssr-smp2p-3-out#es/soc/qcom,smp2pgpio-ssr-smp2p-5-in$e/soc/qcom,smp2pgpio-ssr-smp2p-5-oute/soc/qcom,smp2pgpio-ipa-1-oute/soc/qcom,smp2pgpio-ipa-1-ine/soc/qcom,smp2pgpio-wlan-1-ine/soc/qcom,csiphy@ac65000e/soc/qcom,csiphy@ac66000e/soc/qcom,csiphy@ac67000f/soc/qcom,cci@ac4a000-f /soc/qcom,cci@ac4a000/qcom,i2c_standard_mode)f/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode+f-/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode.f=/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode1fK/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map2f\/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map1fn/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map6f/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map0f/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map2f/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-mapf/soc/qcom,csid0@acb3000f/soc/qcom,vfe0@acaf000f/soc/qcom,csid1@acba000f/soc/qcom,vfe1@acb6000f/soc/qcom,csid-lite@acc8000f/soc/qcom,vfe-lite@acc4000f/soc/qcom,a5@ac00000f/soc/qcom,ipe0g/soc/qcom,ipe1g/soc/qcom,bpsg/soc/qcom,jpegenc@ac4e000g&/soc/qcom,jpegdma@0xac52000g3/soc/qcom,fd@ac5a000g:/soc/ad-hoc-busgE/soc/ad-hoc-bus/rsc-appsgN/soc/ad-hoc-bus/rsc-dispgW/soc/ad-hoc-bus/bcm-acvg_/soc/ad-hoc-bus/bcm-alcgg/soc/ad-hoc-bus/bcm-mc0go/soc/ad-hoc-bus/bcm-sh0gw/soc/ad-hoc-bus/bcm-mm0g/soc/ad-hoc-bus/bcm-sh1g/soc/ad-hoc-bus/bcm-mm1g/soc/ad-hoc-bus/bcm-sh2g/soc/ad-hoc-bus/bcm-mm2g/soc/ad-hoc-bus/bcm-sh3g/soc/ad-hoc-bus/bcm-mm3g/soc/ad-hoc-bus/bcm-sh4g/soc/ad-hoc-bus/bcm-sh5g/soc/ad-hoc-bus/bcm-sn0g/soc/ad-hoc-bus/bcm-ce0g/soc/ad-hoc-bus/bcm-ip0g/soc/ad-hoc-bus/bcm-cn0g/soc/ad-hoc-bus/bcm-qup0g/soc/ad-hoc-bus/bcm-sn1g/soc/ad-hoc-bus/bcm-sn2g/soc/ad-hoc-bus/bcm-sn3h/soc/ad-hoc-bus/bcm-sn4h/soc/ad-hoc-bus/bcm-sn5h/soc/ad-hoc-bus/bcm-sn6h/soc/ad-hoc-bus/bcm-sn7h /soc/ad-hoc-bus/bcm-sn8h(/soc/ad-hoc-bus/bcm-sn9h0/soc/ad-hoc-bus/bcm-sn11h9/soc/ad-hoc-bus/bcm-sn12hB/soc/ad-hoc-bus/bcm-sn14hK/soc/ad-hoc-bus/bcm-sn15 hT/soc/ad-hoc-bus/bcm-mc0_display hd/soc/ad-hoc-bus/bcm-sh0_display ht/soc/ad-hoc-bus/bcm-mm0_display h/soc/ad-hoc-bus/bcm-mm1_display h/soc/ad-hoc-bus/bcm-mm2_display h/soc/ad-hoc-bus/bcm-mm3_displayh/soc/ad-hoc-bus/fab-aggre1_noch/soc/ad-hoc-bus/fab-aggre2_noc h/soc/ad-hoc-bus/fab-camnoc_virth/soc/ad-hoc-bus/fab-config_noch/soc/ad-hoc-bus/fab-dc_noc"h/soc/ad-hoc-bus/fab-gladiator_noci/soc/ad-hoc-bus/fab-ipa_virti/soc/ad-hoc-bus/fab-mc_virti'/soc/ad-hoc-bus/fab-mem_noci3/soc/ad-hoc-bus/fab-mmss_noci@/soc/ad-hoc-bus/fab-system_noc$iO/soc/ad-hoc-bus/fab-mc_virt_display$ic/soc/ad-hoc-bus/fab-mem_noc_display%iw/soc/ad-hoc-bus/fab-mmss_noc_display"i/soc/ad-hoc-bus/mas-qhm-a1noc-cfgi/soc/ad-hoc-bus/mas-qhm-qup1i/soc/ad-hoc-bus/mas-qhm-tsifi/soc/ad-hoc-bus/mas-xm-sdc2i/soc/ad-hoc-bus/mas-xm-sdc4 i/soc/ad-hoc-bus/mas-xm-ufs-cardi/soc/ad-hoc-bus/mas-xm-ufs-memi/soc/ad-hoc-bus/mas-xm-pcie-0"i/soc/ad-hoc-bus/mas-qhm-a2noc-cfg!j/soc/ad-hoc-bus/mas-qhm-qdss-bamj /soc/ad-hoc-bus/mas-qhm-qup2j-/soc/ad-hoc-bus/mas-qnm-cnocj:/soc/ad-hoc-bus/mas-qxm-cryptojI/soc/ad-hoc-bus/mas-qxm-ipajU/soc/ad-hoc-bus/mas-xm-pcie3-1 jd/soc/ad-hoc-bus/mas-xm-qdss-etrjt/soc/ad-hoc-bus/mas-xm-usb3-0j/soc/ad-hoc-bus/mas-xm-usb3-1*j/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp*j/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp)j/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncompj/soc/ad-hoc-bus/mas-qhm-spdmj/soc/ad-hoc-bus/mas-qnm-snocj/soc/ad-hoc-bus/mas-qhm-cnock/soc/ad-hoc-bus/mas-acm-l3 k/soc/ad-hoc-bus/mas-pm-gnoc-cfg$k/soc/ad-hoc-bus/mas-ipa-core-masterk3/soc/ad-hoc-bus/mas-llcc-mck?/soc/ad-hoc-bus/mas-acm-tcu#kK/soc/ad-hoc-bus/mas-qhm-memnoc-cfgk^/soc/ad-hoc-bus/mas-qnm-apps kk/soc/ad-hoc-bus/mas-qnm-mnoc-hf k{/soc/ad-hoc-bus/mas-qnm-mnoc-sf k/soc/ad-hoc-bus/mas-qnm-snoc-gc k/soc/ad-hoc-bus/mas-qnm-snoc-sfk/soc/ad-hoc-bus/mas-qxm-gpu!k/soc/ad-hoc-bus/mas-qhm-mnoc-cfg#k/soc/ad-hoc-bus/mas-qxm-camnoc-hf0#k/soc/ad-hoc-bus/mas-qxm-camnoc-hf1"k/soc/ad-hoc-bus/mas-qxm-camnoc-sfl/soc/ad-hoc-bus/mas-qxm-mdp0l /soc/ad-hoc-bus/mas-qxm-mdp1l/soc/ad-hoc-bus/mas-qxm-rotl&/soc/ad-hoc-bus/mas-qxm-venus0l5/soc/ad-hoc-bus/mas-qxm-venus1#lD/soc/ad-hoc-bus/mas-qxm-venus-arm9!lW/soc/ad-hoc-bus/mas-qhm-snoc-cfg#lh/soc/ad-hoc-bus/mas-qnm-aggre1-noc#l{/soc/ad-hoc-bus/mas-qnm-aggre2-noc'l/soc/ad-hoc-bus/mas-qnm-gladiator-sodvl/soc/ad-hoc-bus/mas-qnm-memnoc"l/soc/ad-hoc-bus/mas-qnm-pcie-anocl/soc/ad-hoc-bus/mas-qxm-pimeml/soc/ad-hoc-bus/mas-xm-gicl/soc/ad-hoc-bus/mas-alc$l/soc/ad-hoc-bus/mas-llcc-mc_display(l/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display(m/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display%m+/soc/ad-hoc-bus/mas-qxm-mdp0_display%m@/soc/ad-hoc-bus/mas-qxm-mdp1_display$mU/soc/ad-hoc-bus/mas-qxm-rot_display#mi/soc/ad-hoc-bus/slv-qns-a1noc-snoc$m|/soc/ad-hoc-bus/slv-srvc-aggre1-noc(m/soc/ad-hoc-bus/slv-qns-pcie-a1noc-snoc#m/soc/ad-hoc-bus/slv-qns-a2noc-snoc"m/soc/ad-hoc-bus/slv-qns-pcie-snoc$m/soc/ad-hoc-bus/slv-srvc-aggre2-noc&m/soc/ad-hoc-bus/slv-qns-camnoc-uncomp#m/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg#n /soc/ad-hoc-bus/slv-qhs-a2-noc-cfgn/soc/ad-hoc-bus/slv-qhs-aopn)/soc/ad-hoc-bus/slv-qhs-aoss#n6/soc/ad-hoc-bus/slv-qhs-camera-cfg nI/soc/ad-hoc-bus/slv-qhs-clk-ctl(nY/soc/ad-hoc-bus/slv-qhs-compute-dsp-cfgnq/soc/ad-hoc-bus/slv-qhs-cpr-cx$n/soc/ad-hoc-bus/slv-qhs-crypto0-cfg n/soc/ad-hoc-bus/slv-qhs-dcc-cfg"n/soc/ad-hoc-bus/slv-qhs-ddrss-cfg$n/soc/ad-hoc-bus/slv-qhs-display-cfgn/soc/ad-hoc-bus/slv-qhs-glm"n/soc/ad-hoc-bus/slv-qhs-gpuss-cfg!n/soc/ad-hoc-bus/slv-qhs-imem-cfgn/soc/ad-hoc-bus/slv-qhs-ipa!o/soc/ad-hoc-bus/slv-qhs-mnoc-cfg"o/soc/ad-hoc-bus/slv-qhs-pcie0-cfg&o(/soc/ad-hoc-bus/slv-qhs-pcie-gen3-cfgo>/soc/ad-hoc-bus/slv-qhs-pdm)oJ/soc/ad-hoc-bus/slv-qhs-phy-refgen-south"oc/soc/ad-hoc-bus/slv-qhs-pimem-cfgou/soc/ad-hoc-bus/slv-qhs-prng!o/soc/ad-hoc-bus/slv-qhs-qdss-cfg$o/soc/ad-hoc-bus/slv-qhs-qupv3-north$o/soc/ad-hoc-bus/slv-qhs-qupv3-southo/soc/ad-hoc-bus/slv-qhs-sdc2o/soc/ad-hoc-bus/slv-qhs-sdc4!o/soc/ad-hoc-bus/slv-qhs-snoc-cfgo/soc/ad-hoc-bus/slv-qhs-spdm!o/soc/ad-hoc-bus/slv-qhs-spss-cfgp/soc/ad-hoc-bus/slv-qhs-tcsr#p/soc/ad-hoc-bus/slv-qhs-tlmm-north#p$/soc/ad-hoc-bus/slv-qhs-tlmm-southp7/soc/ad-hoc-bus/slv-qhs-tsif%pD/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg$pY/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfgpm/soc/ad-hoc-bus/slv-qhs-usb3-0p|/soc/ad-hoc-bus/slv-qhs-usb3-1"p/soc/ad-hoc-bus/slv-qhs-venus-cfg(p/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg#p/soc/ad-hoc-bus/slv-qns-cnoc-a2nocp/soc/ad-hoc-bus/slv-srvc-cnocp/soc/ad-hoc-bus/slv-qhs-llccp/soc/ad-hoc-bus/slv-qhs-memnoc'p/soc/ad-hoc-bus/slv-qns-gladiator-sodv$q /soc/ad-hoc-bus/slv-qns-gnoc-memnocq/soc/ad-hoc-bus/slv-srvc-gnoc#q+/soc/ad-hoc-bus/slv-ipa-core-slaveq>/soc/ad-hoc-bus/slv-ebi(qF/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg q^/soc/ad-hoc-bus/slv-qns-apps-ioqn/soc/ad-hoc-bus/slv-qns-llcc$q{/soc/ad-hoc-bus/slv-qns-memnoc-snoc q/soc/ad-hoc-bus/slv-srvc-memnoc!q/soc/ad-hoc-bus/slv-qns2-mem-noc#q/soc/ad-hoc-bus/slv-qns-mem-noc-hfq/soc/ad-hoc-bus/slv-srvc-mnocq/soc/ad-hoc-bus/slv-qhs-apssq/soc/ad-hoc-bus/slv-qns-cnoc"q/soc/ad-hoc-bus/slv-qns-memnoc-gc"q/soc/ad-hoc-bus/slv-qns-memnoc-sfr/soc/ad-hoc-bus/slv-qxs-imemr/soc/ad-hoc-bus/slv-qxs-pcie"r)/soc/ad-hoc-bus/slv-qxs-pcie-gen3r;/soc/ad-hoc-bus/slv-qxs-pimemrI/soc/ad-hoc-bus/slv-srvc-snoc rW/soc/ad-hoc-bus/slv-xs-qdss-stm#rg/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg rz/soc/ad-hoc-bus/slv-ebi_display%r/soc/ad-hoc-bus/slv-qns-llcc_display)r/soc/ad-hoc-bus/slv-qns2-mem-noc_display+r/soc/ad-hoc-bus/slv-qns-mem-noc-hf_displayr/soc/qcom,vidc@aa00000r/soc/pinctrl@03400000+r/soc/pinctrl@03400000/ufs_dev_reset_assert-r/soc/pinctrl@03400000/ufs_dev_reset_deassert;s /soc/pinctrl@03400000/flash_led3_front/flash_led3_front_en<s!/soc/pinctrl@03400000/flash_led3_front/flash_led3_front_dis9s6/soc/pinctrl@03400000/flash_led3_iris/flash_led3_iris_en:sI/soc/pinctrl@03400000/flash_led3_iris/flash_led3_iris_dis4s]/soc/pinctrl@03400000/wcd9xxx_intr/wcd_intr_default!sn/soc/pinctrl@03400000/storage_cd"sy/soc/pinctrl@03400000/sdc2_clk_on#s/soc/pinctrl@03400000/sdc2_clk_off)s/soc/pinctrl@03400000/sdc2_clk_ds_400KHz(s/soc/pinctrl@03400000/sdc2_clk_ds_50MHz)s/soc/pinctrl@03400000/sdc2_clk_ds_100MHz)s/soc/pinctrl@03400000/sdc2_clk_ds_200MHz"s/soc/pinctrl@03400000/sdc2_cmd_on#s/soc/pinctrl@03400000/sdc2_cmd_off)s/soc/pinctrl@03400000/sdc2_cmd_ds_400KHz(t /soc/pinctrl@03400000/sdc2_cmd_ds_50MHz)t/soc/pinctrl@03400000/sdc2_cmd_ds_100MHz)t./soc/pinctrl@03400000/sdc2_cmd_ds_200MHz#tA/soc/pinctrl@03400000/sdc2_data_on$tN/soc/pinctrl@03400000/sdc2_data_off*t\/soc/pinctrl@03400000/sdc2_data_ds_400KHz)tp/soc/pinctrl@03400000/sdc2_data_ds_50MHz*t/soc/pinctrl@03400000/sdc2_data_ds_100MHz*t/soc/pinctrl@03400000/sdc2_data_ds_200MHz1t/soc/pinctrl@03400000/pcie0/pcie0_clkreq_default0t/soc/pinctrl@03400000/pcie0/pcie0_perst_default/t/soc/pinctrl@03400000/pcie0/pcie0_wake_default1t/soc/pinctrl@03400000/pcie1/pcie1_clkreq_default0t/soc/pinctrl@03400000/pcie1/pcie1_perst_default/u/soc/pinctrl@03400000/pcie1/pcie1_wake_default5u#/soc/pinctrl@03400000/cdc_reset_ctrl/cdc_reset_sleep6u3/soc/pinctrl@03400000/cdc_reset_ctrl/cdc_reset_active:uD/soc/pinctrl@03400000/spkr_i2s_clk_pin/spkr_i2s_clk_sleep;uW/soc/pinctrl@03400000/spkr_i2s_clk_pin/spkr_i2s_clk_active=uk/soc/pinctrl@03400000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_idle?u/soc/pinctrl@03400000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_active@u/soc/pinctrl@03400000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idleBu/soc/pinctrl@03400000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active@u/soc/pinctrl@03400000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_idleBu/soc/pinctrl@03400000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_active<v/soc/pinctrl@03400000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep=v/soc/pinctrl@03400000/pri_aux_pcm_clk/pri_aux_pcm_clk_active>v./soc/pinctrl@03400000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep?vE/soc/pinctrl@03400000/pri_aux_pcm_sync/pri_aux_pcm_sync_active<v]/soc/pinctrl@03400000/pri_aux_pcm_din/pri_aux_pcm_din_sleep=vs/soc/pinctrl@03400000/pri_aux_pcm_din/pri_aux_pcm_din_active>v/soc/pinctrl@03400000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep?v/soc/pinctrl@03400000/pri_aux_pcm_dout/pri_aux_pcm_dout_activev/soc/pinctrl@03400000/pmx_sde-v/soc/pinctrl@03400000/pmx_sde/sde_dsi_active.v/soc/pinctrl@03400000/pmx_sde/sde_dsi_suspend/v/soc/pinctrl@03400000/pmx_sde_te/sde_te_active0v/soc/pinctrl@03400000/pmx_sde_te/sde_te_suspend(v/soc/pinctrl@03400000/sde_dp_aux_active)w/soc/pinctrl@03400000/sde_dp_aux_suspend/w"/soc/pinctrl@03400000/sde_dp_usbplug_cc_active0w;/soc/pinctrl@03400000/sde_dp_usbplug_cc_suspend6wU/soc/pinctrl@03400000/pmx_ts_int_active/ts_int_active9wc/soc/pinctrl@03400000/pmx_ts_int_suspend/ts_int_suspend1:ws/soc/pinctrl@03400000/pmx_ts_reset_active/ts_reset_active=w/soc/pinctrl@03400000/pmx_ts_reset_suspend/ts_reset_suspend10w/soc/pinctrl@03400000/pmx_ts_release/ts_release'w/soc/pinctrl@03400000/ts_mux/ts_active.w/soc/pinctrl@03400000/ts_mux/ts_reset_suspend,w/soc/pinctrl@03400000/ts_mux/ts_int_suspend4w/soc/pinctrl@03400000/sec_aux_pcm/sec_aux_pcm_sleep5w/soc/pinctrl@03400000/sec_aux_pcm/sec_aux_pcm_active<w/soc/pinctrl@03400000/sec_aux_pcm_din/sec_aux_pcm_din_sleep=x/soc/pinctrl@03400000/sec_aux_pcm_din/sec_aux_pcm_din_active>x/soc/pinctrl@03400000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep?x3/soc/pinctrl@03400000/sec_aux_pcm_dout/sec_aux_pcm_dout_active6xK/soc/pinctrl@03400000/tert_aux_pcm/tert_aux_pcm_sleep7x^/soc/pinctrl@03400000/tert_aux_pcm/tert_aux_pcm_active>xr/soc/pinctrl@03400000/tert_aux_pcm_din/tert_aux_pcm_din_sleep?x/soc/pinctrl@03400000/tert_aux_pcm_din/tert_aux_pcm_din_active@x/soc/pinctrl@03400000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleepAx/soc/pinctrl@03400000/tert_aux_pcm_dout/tert_aux_pcm_dout_active6x/soc/pinctrl@03400000/quat_aux_pcm/quat_aux_pcm_sleep7x/soc/pinctrl@03400000/quat_aux_pcm/quat_aux_pcm_active>x/soc/pinctrl@03400000/quat_aux_pcm_din/quat_aux_pcm_din_sleep?y/soc/pinctrl@03400000/quat_aux_pcm_din/quat_aux_pcm_din_active@y(/soc/pinctrl@03400000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleepAy@/soc/pinctrl@03400000/quat_aux_pcm_dout/quat_aux_pcm_dout_active8yY/soc/pinctrl@03400000/pri_mi2s_mclk/pri_mi2s_mclk_sleep9ym/soc/pinctrl@03400000/pri_mi2s_mclk/pri_mi2s_mclk_active6y/soc/pinctrl@03400000/pri_mi2s_sck/pri_mi2s_sck_sleep7y/soc/pinctrl@03400000/pri_mi2s_sck/pri_mi2s_sck_active4y/soc/pinctrl@03400000/pri_mi2s_ws/pri_mi2s_ws_sleep5y/soc/pinctrl@03400000/pri_mi2s_ws/pri_mi2s_ws_active6y/soc/pinctrl@03400000/pri_mi2s_sd0/pri_mi2s_sd0_sleep7y/soc/pinctrl@03400000/pri_mi2s_sd0/pri_mi2s_sd0_active6y/soc/pinctrl@03400000/pri_mi2s_sd1/pri_mi2s_sd1_sleep7z/soc/pinctrl@03400000/pri_mi2s_sd1/pri_mi2s_sd1_active8z/soc/pinctrl@03400000/sec_mi2s_mclk/sec_mi2s_mclk_sleep9z0/soc/pinctrl@03400000/sec_mi2s_mclk/sec_mi2s_mclk_active.zE/soc/pinctrl@03400000/sec_mi2s/sec_mi2s_sleep/zT/soc/pinctrl@03400000/sec_mi2s/sec_mi2s_active6zd/soc/pinctrl@03400000/sec_mi2s_sd0/sec_mi2s_sd0_sleep7zw/soc/pinctrl@03400000/sec_mi2s_sd0/sec_mi2s_sd0_active6z/soc/pinctrl@03400000/sec_mi2s_sd1/sec_mi2s_sd1_sleep7z/soc/pinctrl@03400000/sec_mi2s_sd1/sec_mi2s_sd1_active:z/soc/pinctrl@03400000/tert_mi2s_mclk/tert_mi2s_mclk_sleep;z/soc/pinctrl@03400000/tert_mi2s_mclk/tert_mi2s_mclk_active0z/soc/pinctrl@03400000/tert_mi2s/tert_mi2s_sleep1z/soc/pinctrl@03400000/tert_mi2s/tert_mi2s_active8z/soc/pinctrl@03400000/tert_mi2s_sd0/tert_mi2s_sd0_sleep9{/soc/pinctrl@03400000/tert_mi2s_sd0/tert_mi2s_sd0_active8{'/soc/pinctrl@03400000/tert_mi2s_sd1/tert_mi2s_sd1_sleep9{;/soc/pinctrl@03400000/tert_mi2s_sd1/tert_mi2s_sd1_active:{P/soc/pinctrl@03400000/quat_mi2s_mclk/quat_mi2s_mclk_sleep;{e/soc/pinctrl@03400000/quat_mi2s_mclk/quat_mi2s_mclk_active0{{/soc/pinctrl@03400000/quat_mi2s/quat_mi2s_sleep1{/soc/pinctrl@03400000/quat_mi2s/quat_mi2s_active8{/soc/pinctrl@03400000/quat_mi2s_sd0/quat_mi2s_sd0_sleep9{/soc/pinctrl@03400000/quat_mi2s_sd0/quat_mi2s_sd0_active8{/soc/pinctrl@03400000/quat_mi2s_sd1/quat_mi2s_sd1_sleep9{/soc/pinctrl@03400000/quat_mi2s_sd1/quat_mi2s_sd1_active8{/soc/pinctrl@03400000/quat_mi2s_sd2/quat_mi2s_sd2_sleep9|/soc/pinctrl@03400000/quat_mi2s_sd2/quat_mi2s_sd2_active8|/soc/pinctrl@03400000/quat_mi2s_sd3/quat_mi2s_sd3_sleep9|+/soc/pinctrl@03400000/quat_mi2s_sd3/quat_mi2s_sd3_active.|@/soc/pinctrl@03400000/quat_tdm/quat_tdm_sleep/|O/soc/pinctrl@03400000/quat_tdm/quat_tdm_active8|_/soc/pinctrl@03400000/quat_tdm_dout/quat_tdm_dout_sleep9|s/soc/pinctrl@03400000/quat_tdm_dout/quat_tdm_dout_active6|/soc/pinctrl@03400000/quat_tdm_din/quat_tdm_din_sleep7|/soc/pinctrl@03400000/quat_tdm_din/quat_tdm_din_active)|/soc/pinctrl@03400000/qupv3_se0_i2c_pins>|/soc/pinctrl@03400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active=|/soc/pinctrl@03400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep)|/soc/pinctrl@03400000/qupv3_se0_spi_pins>|/soc/pinctrl@03400000/qupv3_se0_spi_pins/qupv3_se0_spi_active=}/soc/pinctrl@03400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep)}'/soc/pinctrl@03400000/qupv3_se1_i2c_pins>}:/soc/pinctrl@03400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active=}O/soc/pinctrl@03400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep)}c/soc/pinctrl@03400000/qupv3_se1_spi_pins>}v/soc/pinctrl@03400000/qupv3_se1_spi_pins/qupv3_se1_spi_active=}/soc/pinctrl@03400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep)}/soc/pinctrl@03400000/qupv3_se2_i2c_pins>}/soc/pinctrl@03400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active=}/soc/pinctrl@03400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep)}/soc/pinctrl@03400000/qupv3_se2_spi_pins>}/soc/pinctrl@03400000/qupv3_se2_spi_pins/qupv3_se2_spi_active=~/soc/pinctrl@03400000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep)~/soc/pinctrl@03400000/qupv3_se3_i2c_pins>~*/soc/pinctrl@03400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active=~?/soc/pinctrl@03400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep+~S/soc/pinctrl@03400000/qupv3_se3_2uart_pinsB~h/soc/pinctrl@03400000/qupv3_se3_2uart_pins/qupv3_se3_2uart_activeA~/soc/pinctrl@03400000/qupv3_se3_2uart_pins/qupv3_se3_2uart_sleep)~/soc/pinctrl@03400000/nfc/nfc_int_active*~/soc/pinctrl@03400000/nfc/nfc_int_suspend,~/soc/pinctrl@03400000/nfc/nfc_enable_active-~/soc/pinctrl@03400000/nfc/nfc_enable_suspend)~/soc/pinctrl@03400000/qupv3_se3_spi_pins>~/soc/pinctrl@03400000/qupv3_se3_spi_pins/qupv3_se3_spi_active=/soc/pinctrl@03400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep)/soc/pinctrl@03400000/qupv3_se4_i2c_pins>(/soc/pinctrl@03400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active==/soc/pinctrl@03400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep)Q/soc/pinctrl@03400000/qupv3_se4_spi_pins>d/soc/pinctrl@03400000/qupv3_se4_spi_pins/qupv3_se4_spi_active=y/soc/pinctrl@03400000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep)/soc/pinctrl@03400000/qupv3_se5_i2c_pins>/soc/pinctrl@03400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active=/soc/pinctrl@03400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep)/soc/pinctrl@03400000/qupv3_se5_spi_pins>/soc/pinctrl@03400000/qupv3_se5_spi_pins/qupv3_se5_spi_active=/soc/pinctrl@03400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep)/soc/pinctrl@03400000/qupv3_se6_i2c_pins>/soc/pinctrl@03400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active=-/soc/pinctrl@03400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep+A/soc/pinctrl@03400000/qupv3_se6_4uart_pins;V/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_ctsrx9f/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_rts8t/soc/pinctrl@03400000/qupv3_se6_4uart_pins/qupv3_se6_tx)/soc/pinctrl@03400000/qupv3_se6_spi_pins>/soc/pinctrl@03400000/qupv3_se6_spi_pins/qupv3_se6_spi_active=/soc/pinctrl@03400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep)/soc/pinctrl@03400000/qupv3_se7_i2c_pins>/soc/pinctrl@03400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active=/soc/pinctrl@03400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep+/soc/pinctrl@03400000/qupv3_se7_4uart_pinsB/soc/pinctrl@03400000/qupv3_se7_4uart_pins/qupv3_se7_4uart_activeA%/soc/pinctrl@03400000/qupv3_se7_4uart_pins/qupv3_se7_4uart_sleep);/soc/pinctrl@03400000/qupv3_se7_spi_pins>N/soc/pinctrl@03400000/qupv3_se7_spi_pins/qupv3_se7_spi_active=c/soc/pinctrl@03400000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep)w/soc/pinctrl@03400000/qupv3_se8_i2c_pins>/soc/pinctrl@03400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active=/soc/pinctrl@03400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep)/soc/pinctrl@03400000/qupv3_se8_spi_pins>/soc/pinctrl@03400000/qupv3_se8_spi_pins/qupv3_se8_spi_active=/soc/pinctrl@03400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep)/soc/pinctrl@03400000/qupv3_se9_i2c_pins>/soc/pinctrl@03400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active=/soc/pinctrl@03400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep++/soc/pinctrl@03400000/qupv3_se9_2uart_pinsB@/soc/pinctrl@03400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_activeAW/soc/pinctrl@03400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_sleep)m/soc/pinctrl@03400000/qupv3_se9_spi_pins>/soc/pinctrl@03400000/qupv3_se9_spi_pins/qupv3_se9_spi_active=/soc/pinctrl@03400000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep*/soc/pinctrl@03400000/qupv3_se10_i2c_pins@/soc/pinctrl@03400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active?/soc/pinctrl@03400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep,/soc/pinctrl@03400000/qupv3_se10_2uart_pinsD/soc/pinctrl@03400000/qupv3_se10_2uart_pins/qupv3_se10_2uart_activeC/soc/pinctrl@03400000/qupv3_se10_2uart_pins/qupv3_se10_2uart_sleep*-/soc/pinctrl@03400000/qupv3_se10_spi_pins@A/soc/pinctrl@03400000/qupv3_se10_spi_pins/qupv3_se10_spi_active?W/soc/pinctrl@03400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep*l/soc/pinctrl@03400000/qupv3_se11_i2c_pins@/soc/pinctrl@03400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active?/soc/pinctrl@03400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep*/soc/pinctrl@03400000/qupv3_se11_spi_pins@/soc/pinctrl@03400000/qupv3_se11_spi_pins/qupv3_se11_spi_active?/soc/pinctrl@03400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep*/soc/pinctrl@03400000/qupv3_se12_i2c_pins@/soc/pinctrl@03400000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active?/soc/pinctrl@03400000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep*)/soc/pinctrl@03400000/qupv3_se12_spi_pins@=/soc/pinctrl@03400000/qupv3_se12_spi_pins/qupv3_se12_spi_active?S/soc/pinctrl@03400000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep*h/soc/pinctrl@03400000/qupv3_se13_i2c_pins@|/soc/pinctrl@03400000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active?/soc/pinctrl@03400000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep*/soc/pinctrl@03400000/qupv3_se13_spi_pins@/soc/pinctrl@03400000/qupv3_se13_spi_pins/qupv3_se13_spi_active?/soc/pinctrl@03400000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep*/soc/pinctrl@03400000/qupv3_se14_i2c_pins@/soc/pinctrl@03400000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active?/soc/pinctrl@03400000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep*%/soc/pinctrl@03400000/qupv3_se14_spi_pins@9/soc/pinctrl@03400000/qupv3_se14_spi_pins/qupv3_se14_spi_active?O/soc/pinctrl@03400000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep*d/soc/pinctrl@03400000/qupv3_se15_i2c_pins@x/soc/pinctrl@03400000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active?/soc/pinctrl@03400000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep*/soc/pinctrl@03400000/qupv3_se15_spi_pins@/soc/pinctrl@03400000/qupv3_se15_spi_pins/qupv3_se15_spi_active?/soc/pinctrl@03400000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep"/soc/pinctrl@03400000/cci0_active#/soc/pinctrl@03400000/cci0_suspend"/soc/pinctrl@03400000/cci1_active#/soc/pinctrl@03400000/cci1_suspend0/soc/pinctrl@03400000/cam_sensor_fisheye_active1./soc/pinctrl@03400000/cam_sensor_fisheye_suspend.I/soc/pinctrl@03400000/cam_sensor_depth_active/a/soc/pinctrl@03400000/cam_sensor_depth_suspend%z/soc/pinctrl@03400000/max_rst_active&/soc/pinctrl@03400000/max_rst_suspend&/soc/pinctrl@03400000/max_6dof_active'/soc/pinctrl@03400000/max_6dof_suspend./soc/pinctrl@03400000/cam_sensor_mclk0_active//soc/pinctrl@03400000/cam_sensor_mclk0_suspend-/soc/pinctrl@03400000/cam_sensor_rear_active./soc/pinctrl@03400000/cam_sensor_rear_suspend./soc/pinctrl@03400000/cam_sensor_mclk1_active/2/soc/pinctrl@03400000/cam_sensor_mclk1_suspend.K/soc/pinctrl@03400000/cam_sensor_mclk3_active/c/soc/pinctrl@03400000/cam_sensor_mclk3_suspend.|/soc/pinctrl@03400000/cam_sensor_front_active//soc/pinctrl@03400000/cam_sensor_front_suspend-/soc/pinctrl@03400000/cam_sensor_iris_active./soc/pinctrl@03400000/cam_sensor_iris_suspend./soc/pinctrl@03400000/cam_sensor_mclk2_active//soc/pinctrl@03400000/cam_sensor_mclk2_suspend. /soc/pinctrl@03400000/cam_sensor_rear2_active/%/soc/pinctrl@03400000/cam_sensor_rear2_suspend+>/soc/pinctrl@03400000/cam_sensor_rear_vana)S/soc/pinctrl@03400000/cam_res_mgr_active*f/soc/pinctrl@03400000/cam_res_mgr_suspend z/soc/pinctrl@03400000/trigout_a+/soc/pinctrl@03400000/tsif0_signals_active(/soc/pinctrl@03400000/tsif0_sync_active+/soc/pinctrl@03400000/tsif1_signals_active(/soc/pinctrl@03400000/tsif1_sync_active+/soc/pinctrl@03400000/ap2mdm/ap2mdm_active*/soc/pinctrl@03400000/ap2mdm/ap2mdm_sleep+/soc/pinctrl@03400000/mdm2ap/mdm2ap_active*/soc/pinctrl@03400000/mdm2ap/mdm2ap_sleep/soc/qcom,pcie@0x1c00000/soc/qcom,pcie@0x1c08000/soc/qcom,msm-pcm/soc/qcom,msm-pcm-routing!/soc/qcom,msm-compr-dsp'/soc/qcom,msm-pcm-low-latency ,/soc/qcom,msm-ultra-low-latency1/soc/qcom,msm-pcm-dsp-noirq;/soc/qcom,msm-compress-dspD/soc/qcom,msm-voip-dspI/soc/qcom,msm-pcm-voiceO/soc/qcom,msm-stub-codecZ/soc/qcom,msm-pcm-afe^/soc/qcom,msm-dai-q6-hdmig/soc/qcom,msm-dai-q6-dpn/soc/qcom,msm-pcm-loopbackw/soc/qcom,msm-dai-mi2s1/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim0/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec1/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert1/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat1/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin3/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary/soc/qcom,msm-lsm-client-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx- /soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx-/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx-$/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx-,/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx-4/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx-