/art/runtime/arch/x86/ |
D | asm_support_x86.S | 270 movsd %xmm0, 0(%esp) 271 movsd %xmm1, 8(%esp) 272 movsd %xmm2, 16(%esp) 273 movsd %xmm3, 24(%esp) 285 movsd 4(%esp), %xmm0 286 movsd 12(%esp), %xmm1 287 movsd 20(%esp), %xmm2 288 movsd 28(%esp), %xmm3
|
D | quick_entrypoints_x86.S | 144 movsd 0(%esp), %xmm0 145 movsd 8(%esp), %xmm1 146 movsd 16(%esp), %xmm2 147 movsd 24(%esp), %xmm3 178 movsd %xmm0, 12(%esp) 179 movsd %xmm1, 20(%esp) 180 movsd %xmm2, 28(%esp) 181 movsd %xmm3, 36(%esp) 182 movsd %xmm4, 44(%esp) 183 movsd %xmm5, 52(%esp) [all …]
|
D | jni_entrypoints_x86.S | 92 rep movsd 180 rep movsd
|
/art/compiler/jni/ |
D | jni_cfi_test_expected.inc | 282 // 0x0000000e: movsd [rsp + 64], xmm15 284 // 0x00000015: movsd [rsp + 56], xmm14 286 // 0x0000001c: movsd [rsp + 48], xmm13 288 // 0x00000023: movsd [rsp + 40], xmm12 300 // 0x00000054: movsd xmm12, [rsp + 40] 302 // 0x0000005b: movsd xmm13, [rsp + 48] 304 // 0x00000062: movsd xmm14, [rsp + 56] 306 // 0x00000069: movsd xmm15, [rsp + 64]
|
/art/compiler/optimizing/ |
D | optimizing_cfi_test_expected.inc | 118 // 0x00000006: movsd [rsp + 32], xmm13 120 // 0x0000000d: movsd [rsp + 24], xmm12 123 // 0x00000014: movsd xmm12, [rsp + 24] 125 // 0x0000001c: movsd xmm13, [rsp + 32]
|
D | code_generator_x86.cc | 991 __ movsd(Address(ESP, stack_index), XmmRegister(reg_id)); in SaveFloatingPointRegister() local 1000 __ movsd(XmmRegister(reg_id), Address(ESP, stack_index)); in RestoreFloatingPointRegister() local 1399 __ movsd(destination.AsFpuRegister<XmmRegister>(), Address(ESP, source.GetStackIndex())); in Move64() local 1407 __ movsd(destination.AsFpuRegister<XmmRegister>(), Address(ESP, 0)); in Move64() local 1421 __ movsd(Address(ESP, destination.GetStackIndex()), source.AsFpuRegister<XmmRegister>()); in Move64() local 2612 __ movsd(mask, codegen_->LiteralInt64Address(INT64_C(0x8000000000000000), in VisitX86FPNeg() local 3640 __ movsd(out.AsFpuRegister<XmmRegister>(), Address(ESP, 0)); in GenerateRemFP() local 4191 __ movsd(out, op2); in GenerateMinMaxFP() local 5099 __ movsd(XMM0, Address(ESP, 0)); in GenerateStaticOrDirectCall() local 5483 __ movsd(temp, Address(base, offset)); in HandleFieldGet() local [all …]
|
D | code_generator_x86_64.cc | 1307 __ movsd(Address(CpuRegister(RSP), stack_index), XmmRegister(reg_id)); in SaveFloatingPointRegister() local 1316 __ movsd(XmmRegister(reg_id), Address(CpuRegister(RSP), stack_index)); in RestoreFloatingPointRegister() local 1482 __ movsd(Address(CpuRegister(RSP), offset), XmmRegister(kFpuCalleeSaves[i])); in GenerateFrameEntry() local 1514 __ movsd(XmmRegister(kFpuCalleeSaves[i]), Address(CpuRegister(RSP), offset)); in GenerateFrameExit() local 1581 __ movsd(dest, Address(CpuRegister(RSP), source.GetStackIndex())); in Move() local 1605 __ movsd(Address(CpuRegister(RSP), destination.GetStackIndex()), in Move() local 2838 __ movsd(mask, codegen_->LiteralInt64Address(INT64_C(0x8000000000000000))); in VisitNeg() local 3726 __ movsd(out.AsFpuRegister<XmmRegister>(), Address(CpuRegister(RSP), 0)); in GenerateRemFP() local 4293 __ movsd(out, codegen_->LiteralInt64Address(INT64_C(0x7FF8000000000000))); in GenerateMinMaxFP() local 4302 __ movsd(out, op2); in GenerateMinMaxFP() local [all …]
|
D | intrinsics_x86.cc | 195 __ movsd(temp, input.AsFpuRegister<XmmRegister>()); in MoveFPToInt() local 214 __ movsd(output.AsFpuRegister<XmmRegister>(), temp1); in MoveIntToFP() local 484 __ movsd(Address(ESP, 0), XMM0); in GenFPToFPCall() local 488 __ movsd(Address(ESP, 8), XMM1); in GenFPToFPCall() local 496 __ movsd(XMM0, Address(ESP, 0)); in GenFPToFPCall() local 1676 __ movsd(temp, Address(base, offset, ScaleFactor::TIMES_1, 0)); in GenUnsafeGet() local 1848 __ movsd(Address(base, offset, ScaleFactor::TIMES_1, 0), temp1); in GenUnsafePut() local
|
D | code_generator_vector_x86_64.cc | 1129 __ movsd(dst, locations->InAt(0).AsFpuRegister<XmmRegister>()); in VisitVecSetScalars() local 1287 __ movsd(reg, VecAddress(locations, 1, instruction->IsStringCharAt())); in VisitVecLoad() local
|
D | code_generator_vector_x86.cc | 1156 __ movsd(dst, locations->InAt(1).AsFpuRegister<XmmRegister>()); in VisitVecSetScalars() local 1314 __ movsd(reg, VecAddress(locations, 1, instruction->IsStringCharAt())); in VisitVecLoad() local
|
D | intrinsics_x86_64.cc | 373 __ movsd(t2, in); in VisitMathRoundDouble() local
|
/art/compiler/utils/x86_64/ |
D | jni_macro_assembler_x86_64.cc | 81 __ movsd(Address(CpuRegister(RSP), offset), spill.AsXmmRegister()); in BuildFrame() local 107 __ movsd(spill.AsXmmRegister(), Address(CpuRegister(RSP), offset)); in RemoveFrame() local 182 __ movsd(Address(CpuRegister(RSP), offs), src.AsXmmRegister()); in Store() local 247 __ movsd(dest.AsXmmRegister(), Address(CpuRegister(RSP), src)); in Load() local 278 __ gs()->movsd(dest.AsXmmRegister(), Address::Absolute(src, true)); in LoadFromThread() 428 __ movsd(dest.AsXmmRegister(), Address(CpuRegister(RSP), 0)); in Move() local
|
D | assembler_x86_64.h | 477 void movsd(XmmRegister dst, const Address& src); 478 void movsd(const Address& dst, XmmRegister src); 479 void movsd(XmmRegister dst, XmmRegister src);
|
D | assembler_x86_64.cc | 1284 void X86_64Assembler::movsd(XmmRegister dst, const Address& src) { in movsd() function in art::x86_64::X86_64Assembler 1294 void X86_64Assembler::movsd(const Address& dst, XmmRegister src) { in movsd() function in art::x86_64::X86_64Assembler 1304 void X86_64Assembler::movsd(XmmRegister dst, XmmRegister src) { in movsd() function in art::x86_64::X86_64Assembler 5089 movsd(dst, Address(CpuRegister(RSP), 0)); in LoadDoubleConstant()
|
D | assembler_x86_64_test.cc | 1254 DriverStr(RepeatFF(&x86_64::X86_64Assembler::movsd, "movsd %{reg2}, %{reg1}"), "movsd"); in TEST_F()
|
/art/compiler/utils/x86/ |
D | jni_macro_assembler_x86.cc | 156 __ movsd(Address(ESP, offs), src.AsXmmRegister()); in Store() local 215 __ movsd(dest.AsXmmRegister(), Address(ESP, src)); in Load() local 246 __ fs()->movsd(dest.AsXmmRegister(), Address::Absolute(src)); in LoadFromThread() 344 __ movsd(dest.AsXmmRegister(), Address(ESP, 0)); in Move() local
|
D | assembler_x86.h | 442 void movsd(XmmRegister dst, const Address& src); 443 void movsd(const Address& dst, XmmRegister src); 444 void movsd(XmmRegister dst, XmmRegister src);
|
D | assembler_x86.cc | 974 void X86Assembler::movsd(XmmRegister dst, const Address& src) { in movsd() function in art::x86::X86Assembler 983 void X86Assembler::movsd(const Address& dst, XmmRegister src) { in movsd() function in art::x86::X86Assembler 992 void X86Assembler::movsd(XmmRegister dst, XmmRegister src) { in movsd() function in art::x86::X86Assembler 3699 movsd(dst, Address(ESP, 0)); in LoadLongConstant()
|
/art/runtime/interpreter/mterp/x86_64/ |
D | main.S | 313 movsd VREG_ADDRESS(\_vreg), \_xmmreg 319 movsd \_xmmreg, VREG_ADDRESS(\_vreg)
|
/art/runtime/interpreter/mterp/x86/ |
D | main.S | 325 movsd VREG_ADDRESS(\_vreg), \_xmmreg 331 movsd \_xmmreg, VREG_ADDRESS(\_vreg)
|
/art/runtime/interpreter/mterp/x86_64ng/ |
D | main.S | 194 movsd VREG_ADDRESS(\_vreg), \_xmmreg 200 movsd \_xmmreg, VREG_ADDRESS(\_vreg) 370 movsd (%rsp), REG_VAR(xmm_reg) 621 movsd REG_VAR(xmm_reg),(REG_VAR(fp), REG_VAR(arg_index), 4)
|
/art/runtime/arch/x86_64/ |
D | quick_entrypoints_x86_64.S | 365 movsd (%r11), REG_VAR(xmm_reg) 493 movsd %xmm0, (%r8) // Store the double floating point result. 586 movsd %xmm0, (%r8) // Store the double floating point result.
|