Home
last modified time | relevance | path

Searched refs:AD4_LUT_GRP0_SIZE (Results 1 – 6 of 6) sorted by relevance

/device/google/bonito/sdm710/kernel-headers/drm/
Dmsm_drm_pp.h145 #define AD4_LUT_GRP0_SIZE 33 macro
148 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
149 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
150 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
151 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
154 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
155 __u32 init_param_008[AD4_LUT_GRP0_SIZE];
/device/google/crosshatch/sdm845/original-kernel-headers/drm/
Dmsm_drm_pp.h256 #define AD4_LUT_GRP0_SIZE 33 macro
264 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
265 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
266 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
267 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
270 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
271 __u32 init_param_008[AD4_LUT_GRP0_SIZE];
/device/google/crosshatch/sdm845/kernel-headers/drm/
Dmsm_drm_pp.h145 #define AD4_LUT_GRP0_SIZE 33 macro
148 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
149 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
150 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
151 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
154 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
155 __u32 init_param_008[AD4_LUT_GRP0_SIZE];
/device/google/bonito/sdm710/original-kernel-headers/drm/
Dmsm_drm_pp.h256 #define AD4_LUT_GRP0_SIZE 33 macro
264 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
265 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
266 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
267 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
270 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
271 __u32 init_param_008[AD4_LUT_GRP0_SIZE];
/device/google/coral-kernel/sm8150/kernel-headers/drm/
Dmsm_drm_pp.h145 #define AD4_LUT_GRP0_SIZE 33 macro
148 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
149 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
150 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
151 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
154 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
155 __u32 init_param_008[AD4_LUT_GRP0_SIZE];
/device/google/coral-kernel/sm8150/original-kernel-headers/drm/
Dmsm_drm_pp.h256 #define AD4_LUT_GRP0_SIZE 33 macro
264 __u32 init_param_001[AD4_LUT_GRP0_SIZE];
265 __u32 init_param_002[AD4_LUT_GRP0_SIZE];
266 __u32 init_param_003[AD4_LUT_GRP0_SIZE];
267 __u32 init_param_004[AD4_LUT_GRP0_SIZE];
270 __u32 init_param_007[AD4_LUT_GRP0_SIZE];
271 __u32 init_param_008[AD4_LUT_GRP0_SIZE];