Home
last modified time | relevance | path

Searched refs:CoreDebug_DEMCR_VC_INTERR_Pos (Results 1 – 4 of 4) sorted by relevance

/device/google/contexthub/firmware/os/cpu/cortexm4/inc/cpu/cmsis/
Dcore_cm3.h1223 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< Core… macro
1224 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_sc300.h1203 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< Core… macro
1204 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm4.h1369 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< Core… macro
1370 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm7.h1556 #define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< Core… macro
1557 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…