Home
last modified time | relevance | path

Searched refs:linear (Results 1 – 5 of 5) sorted by relevance

/art/test/413-regalloc-regression/
Dinfo.txt1 Regression test for the linear scan register allocator, that use to
/art/test/430-live-register-slow-path/
Dinfo.txt1 Regression test for the linear scan register allocator. It used
/art/test/594-checker-irreducible-linorder/smali/
DIrreducibleLoop.smali18 # Test case where liveness analysis produces linear order where loop blocks are
43 # Trivially dead code to ensure linear order verification skips removed blocks (b/28252537).
92 # The test will generate an incorrect linear order when the following IF swaps
100 # :back_edge1. Because the linear order is wrong, the back edge use has
/art/test/596-checker-dead-phi/smali/
DIrreducibleLoop.smali19 # Test case where liveness analysis produces linear order where loop blocks are
28 # Check that the linear order has non-adjacent loop blocks.
46 # The test will generate an incorrect linear order when the following IF swaps
/art/test/530-checker-loops1/src/
DMain.java34 private static int linear(int[] x) { in linear() method in Main
732 expectEquals(0, linear(empty)); in main()
733 expectEquals(55, linear(x)); in main()